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Zusammenfassung
Gallium Nitrid (GaN) basierte Heterostruktur Feld-Effekt Transistoren (HFET) stellen
vielversprechende Bauteile fu¨r Leistungsanwendungen bei hohen Frequenzen dar, die ins-
besondere von den Eigenschaften des GaN profitieren, das eine große Bandlu¨cke aufweist
und eine hohe Mobilita¨t und Sa¨ttigungsgeschwindigkeit der Ladungstra¨ger besitzt.
In den letzten Jahren wurden Leistungsverbesserungen der Bauteile durch eine Isolierung
der Steuerelektrode erreicht (MISHFET). Die vorliegende Arbeit tra¨gt zu einer weit-
eren Verbesserung von GaN basierten MISHFETs bei, indem die Steuerelektrode mit-
tels Material mit hoher Dielektrizita¨tszahl (“high-κ”) isoliert wird. Hierzu wird auf die
neusten Fortschritte mit Gadolinium Scandat (GdScO3) und Hafnium Dioxid (HfO2)
zuru¨ckgegriffen - Materialien, die in erster Linie auf ihre Tauglichkeit als SiO2-Ersatz in
der CMOS Technologie untersucht werden.
Um Experimente mit den anvisierten Bauteiltypen durchfu¨hren zu ko¨nnen, wurde die
GaN Prozessierungstechnologie, die am IBN fest etabliert ist, modifiziert und erweitert.
Im Besonderen wurden Techniken zur Deposition von high-κ Material - darunter die
Pulsed-Lased Deposition (PLD) und die Electron-Beam Evaporation (EBE) - untersucht
und teilweise modifiziert. Ebenfalls wurden Methoden zur elektrischen Charakterisierung
der Bauteile optimiert oder neu eingerichtet, beispielsweise wurde die Mo¨glichkeit zur
Vermessung von Isolatorstro¨men neu geschaffen.
Die ersten Experimente zielten auf die Herstellung und Charakterisierung von SiO2 Bau-
elementen, die im Verlauf der Arbeit als Referenz fu¨r high-κ MISHFETs dienten. Die
SiO2 Bauteile zeigten sich hinsichtlich eines niedrigen Leckstroms, eines hohen Aus-
gangsstroms und einer verbesserten RF Versta¨rkungsleistung als den konventionellen
Bauteilen u¨berlegen. Daru¨ber hinaus wurden Einblicke in die Rolle von Passivierungsef-
fekten und die Mechanismen des Strom-Transports bei MISHFETs gewonnen.
Parallel dazu wurden erste Versuche unternommen, Isolationsschichten aus GdScO3 und
HfO2 in Transistoren und Dioden einzubringen. Insbesondere konnte die Nachbehand-
lung deponierter GdScO3 Schichten in Sauerstoffatmospha¨re als Schlu¨sselelement zur
Herstellung von elektrisch-dichten GdScO3 Material identifiziert werden. Andererseits
ergaben die Untersuchungen, dass HfO2 als Isolator fu¨r GaN basierte MISHFET nur
bedingt geeignet ist. Dieses Ergebnis wurde auch durch theoretische Betrachtungen der
relativen Lage der Energieba¨nder eines GaN/HfO2 U¨berganges besta¨tigt.
Die sich anschließenden Experimente fokussierten auf die Verwendung von GdScO3 als
Isolator der Steuerelektrode von Transistoren. Erste MISHFETs und MIS Dioden wur-
den erfolgreich hergestellt. Die elektrische Charakterisierung ergab, dass das GdScO3
Dielektrikum den Leckstrom um bis zu sieben Gro¨ßenordnungen verringert. S-Parameter
Messungen ergaben, dass GdScO3 Bauteile potenziell bei Frequenzen bis 60GHz be-
trieben werden ko¨nnen. Und “Load-Pull” Messungen zeigten, dass die Ausgangsleistung
bei 7GHz im Vergleich zu konventionellen Bauteilen mehr als verdoppelt werden kann.
Die demonstrierten Sta¨rken des Gate-isolierenden GdScO3 hinsichtlich der Verringerung
des Leckstromes, der Erho¨hung der Strom-Steuerwirkung und der Verdopplung der Aus-
gangsleistungs zeigen, dass der GdScO3 MISHFET sowohl eine Verbesserung gegenu¨ber
konventionellen HFETs darstellt, als auch die SiO2 MISHFET Variante u¨bertrifft.
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Summary
Gallium Nitride (GaN) based heterostructure field-effect transistors (HFET) are promis-
ing devices for high-power applications at high frequencies, as to be found in communi-
cation technology. The devices benefit from the properties GaN has to offer, namely a
wide bandgap, a high carrier mobility and a high saturation velocity of carriers.
In recent years, improvements of the device performance were achieved by insulating the
gate electrode by means of a dielectric layer (MISHFETs). This study contributes to
the further improvement of GaN-based MISHFETs by insulating the gate with high-κ
material, taking up latest advances with Gadolinium Scandate and Hafnium Dioxide
- materials which are primarily intended to serve as a substitute for SiO2 in CMOS
technology.
To perform experiments with this novel kind of MISHFETs, the processing technology for
the fabrication of HFETs, which has been well established at the IBN, was modified and
extended. In particular, deposition techniques for the high-κ materials - e.g. pulsed-laser
deposition (PLD) and electron-beam evaporation (EBE) - were investigated and partly
modified. Also, methods for the electrical characterization of the processed devices were
optimized or established, in particular means to investigate currents through insulators
were established.
The first experiments conducted aimed at the fabrication and characterization of SiO2
MISHFETs, which served as a reference for the subsequent studies with high-κ material.
The SiO2 devices proved to be superior to conventional HFETs in terms of a low gate
leakage, a high drain current, and improved RF power performance. Furthermore, in-
sights into the role of surface passivation in MISHFETs were gained and the gate current
mechanisms were studied.
In parallel, first attempts to incorporate GdScO3 and HfO2 insulation layers into diodes
and transistors were performed. In particular, annealing in O2 atmosphere was identified
to be a key element to gain electrically dense GdScO3 material. One the other hand,
HfO2 was found to be an unsuitable material to serve in GaN-based MISHFETs, which
was also confirmed by theoretical considerations regarding the GaN/HfO2 energy band
offsets.
The subsequent experiments focused on GdScO3 to be used as gate insulation. First
MISHFETs and MIS diodes were fabricated successfully. Electrical characterization
revealed, that the GdScO3 dielectric reduces the gate leakage currents by up to seven
orders of magnitude. S-parameter measurements indicated the potential use of GdScO3
devices up to 60GHz, and Load-Pull measurements showed that the delivered output
power at 7GHz can be more than doubled compared to conventional devices.
In conclusion, GdScO3 was demonstrated to be a promising candidate for MISHFETs
for high-power applications at high frequencies. The strengths in terms of gate leakage
reduction, channel control increase, and increase of RF power performance not only
outperforms conventional HFETs but also SiO2 MISHFETs. Besides the demonstration
of the superior performance of GdScO3 MISHFETs, this study also identifies aspects for
further optimization, e.g. leaves the breakdown characteristic room for improvements.
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Introduction
3During the last three decades, researchers and developers have made tremendous progress
in exploring Gallium Nitride (GaN) for a vast spectrum of applications. In particular,
epitaxially grown heterostructures have been the basis for many devices with highly
improved or novel properties, as illustrated in figure I. For instance, in the field of opto-
electronics, utilizing GaN has lead to blue and ultra-violet light emitting diodes (LED),
closing the gap in the optical spectrum covered so far by commercial LEDs.
Besides opto-electronics, GaN is the material of choice whenever its properties as wide
bandgap, high electron mobility and high saturation velocity of carriers can be exploited.
Considering heterostructures with an Aluminum Gallium Nitride (AlGaN) film on a GaN
layer, many device types have yet been realized such as sensors, diodes and varactors.
But certainly, the device that has received the most attention is the heterojunction
transistor. Powerful and fast devices have been proven to withstand even harsh ambient
conditions.
When talking of heterostructure transistors, the main focus is on the field-effect type
(HFET), although bipolar devices were realized as well. Many authors were successful
in utilizing HFETs for a broad range of applications, for instance as switch, attenuator,
mixer or oscillator; even logic circuits have been realized by means of HFETs. But
using the HFET in amplifiers is what attracts the most interest. Low noise and highly
linear amplifiers have been fabricated yet. But clearly the most attention is drawn to
high power amplifiers which were already realized for a wide range of frequencies and
operation modes.
This work will contribute to the improvement of GaN/AlGaN HFETs for high power
amplifiers by insulating the gate electrode from the semiconductor by means of a thin
dielectric film, thus creating a metal-insulator-semiconductor heterojunction field-effect
transistor (MISHFET). Several material options for the insulating layer will be discussed,
namely SiO2, HfO2, and GdScO3, whereas the latter two belong to the high-κ materials.
In the following, an insight into the status quo of research concerned with GaN/AlGaN
HFETs and MISHFETs is given, i.e. motivation, objectives, challenges and approaches
will be discussed. Then, the research done at the FZJ/IBN in the previous years will
be summarized briefly, since it is the basis for the actual work. The current project will
be presented afterwards, i.e. the specific approach of gate insulation will be sketched,
its impact on the major difficulties of GaN-based transistors will be explained, and the
objectives of this work will be defined. An outline of this work concludes the opening
part.
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Figure 1: Taxonomy of GaN-based heterostructure devices.
Chapter 1
Research Status Quo
The high-power amplifier is certainly one of the major applications in which GaN-based
HFETs can be utilized. The intent of this chapter is to give a status quo of the research
related to GaN-based HFETs for high-power amplifiers working at RF frequencies. In a
first step, the reasoning will be presented why GaN is considered a suitable material for
high-power HFETs. Then, the research goals and requirements of industry and academic
institutions will be sketched briefly. A survey of the difficulties that have to be solved to
reach the goals and to fulfill the requirements will follow. And finally, approaches to solve
the difficulties will be discussed. In other words, this chapter tries to give answers to
the questions ”why do researchers deal with GaN devices for high-power amplification?”,
”which goals do they have?”, ”which problems do they have to solve?”, and ”how do
they solve the problems?”.
1.1 Motivation
One way to illuminate the motivation for research on GaN-based transistors is to find
answers to the questions ”what makes a good transistor for high power applications?”
and ”what is the enabling GaN property?”. According to Mishra [103], these questions
can be answered as follows.
An essential need for the desired transistors is a high output power density. Due to the
wide bandgap of GaN and the high fields it can withstand, devices of this material can
outperform competing technologies by a factor of ten. As a consequence, devices can
be designed more compact in size. And the reduction in size not only translates in less
production costs, it also increases the impedance which results in less matching effort.
Secondly, high voltage operation is favorable for a good transistor. Again, it is the
wide bandgap of GaN which results in high breakdown fields and devices which can
withstand several hundred volts. A practical aspect lies in the fact that commercial
systems operate at 28V. Since GaN can be operated at this voltage with ease, the need
for voltage conversion can be reduced or even eliminated.
A further need is a high efficiency. Here, the key feature of GaN is again the wide
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bandgap which results in a high operating voltage. Thus, power can be saved and less
effort is necessary for cooling the device. The latter aspect is of great importance, since
cost and weight of the cooling means make up a great fraction of the overall costs and
weights.
The ease of thermal management is a further criterion for a good transistors. Although
native substrates are not yet available in sufficient quantities, the commonly used SiC
substrate offers a fairly good heat conductance. As a consequence, high power devices
with reduced cooling needs can be realized in GaN technology.
Mishra points at a further important aspect: the need for some technology leverage.
Since GaN is a direct bandgap semiconductor, it is frequently used in opto-electronics.
The research activities in this particular field serves as a driving force for the HFET
technology and provides knowledge at low cost.
Furthermore, a good transistor operates at high frequencies and with high linearity. The
GaN inherent high carrier velocity together with the specific topology of the heterostruc-
ture results in devices operating at high frequencies and with a broad bandwidth. This
allows an optimum frequency band allocation for fast future applications in telecommu-
nications.
Also, a transistor should be capable of being operated at elevated temperatures. In this
context it is again the wide GaN bandgap that enables rugged, reliable, and reduced
cooling. Good transistors should have a low noise figure. The high gain and the high
velocity that can be realized with GaN enable low noise operation and thus makes high
dynamic range receivers feasible.
1.2 Objectives, Challenges, and Approaches
Objectives
Some companies already sell GaN-based HFETs. For instance, Nitronex Corporation
offers a device delivering an output power of 25W at an operating voltage of 28V for a
frequency range between 400MHz and 3GHz [28] (see figure 1.1(a)). Other companies
have started ambitious development projects to deploy products soon. For instance, BAE
systems was assigned the development of a 160W GaN amplifier for military applications
by the Defense Advanced Research Projects Agency (DARPA), the project aims at
product deployment in 2010 [6].
But although commercialization of GaN-based transistors is gaining momentum, the
GaN technology will not be a self-selling item. A look at the rivals in business reveals:
Currently, Si laterally diffused MOSFETs are utilized in base stations of mobile commu-
nication networks, where frequencies of up to 2.5GHz are needed. For higher frequencies
between 3GHz and 10GHz, GaAs HFETs are well established and InP devices are a fur-
ther option. In addition, SiC-based MESFETs have become competitive for application
frequencies up to 10GHz [125].
Thus, at this stage of development, business companies aim at optimizing GaN-based
1.2. OBJECTIVES, CHALLENGES, AND APPROACHES 7
(a) (b)
Figure 1.1: GaN-based HFET today. Commercially available Nitronex device
delivering 25W [28] a) and a device study of Eudyna Devices with 800W [104]
b).
devices to meet performance, reliability, production, and cost requirements to compete
against the well established and emerging technologies.
Academic Institutions, in contrast to business companies, are not as much concerned
with optimization of the devices. To a certain extent, these devices have to meet the
same requirements as the devices to be commercialized. Nevertheless, the device itself
serves as a facility to test hypotheses from the fields of solid-state physics, material
science, etc.
Challenges
The difficulties researchers have to solve are similar for business companies as for aca-
demic institutions. But due to the different objectives, the relevance of a problem can
be considered differently: A company as Fujitsu currently focuses at the investigation of
mass production techniques and reliability issues [9], whereas at the IBN a technology
to fabricate some dozens of transistors is fully sufficient. Nevertheless, the major chal-
lenges are listed in the following to give an answer to the question ”which problems do
researchers have to solve?”.
The ultimate challenge is to drive the RF power performance of a device as high as
possible. Of course, the optimization of performance can not be considered without
taking into account reliability, cost and other issues. But judging from the numerous
publications, the run for highest output power densities and related figures of merit
seems to be a major concern. To illustrate this trend, consider the following figures: In
2004, Kikkawa et al. [72] reported an output power of 150W. Three years later, a 800W
device was presented by researchers of Eudyna Devices [104] (figure 1.1(b)).
Until recently, reliability issues were not as much focused by research as the challenge
to increase performance [123]. But now, since commercialization of GaN transistors has
begun, business companies are increasingly concerned with the reliability of devices [9].
Reliability can be translated with stability of device performance over time and under
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application specific conditions. For satellite applications for instance, the device must
withstand radiation to be reliable [87]. For other applications, performance must not
degrade under bias stress [79] or elevated temperatures.
Closely related to reliability is the topic of trap-related effects. Electrons can become
trapped in electronic states located within the band gap and can cause corruptive effects.
For instance, Khan et al. [70] observed a significant decrease of drain current after a high
drain source voltage (> 20V) was applied and attributed this effect - also known as
current collapse - to the trapping of electrons in the AlGaN layer of the device. Another
effect attributed to trapping is the knee voltage walkout [123]. The mitigation of trap-
related effects is still a vital issue [105, 100, 118, 125], since they can have severe impact
on device performance and reliability.
The high gate leakage current can still be considered one of the big challenges. Although
many groups have invested much research effort [47, 74, 101] there is still considerable
interest in reducing the leakage currents. The reason is that the gate current not only
degrades the power performance of a device. It is also related to other major problems.
Saito et al.[121] presented results illustrating the dependencies of gate current, break-
down voltage, and surface state density. And Tan et al. [138] proposed that electrons
leaking from the gate can propagate along surface states towards the drain. This current
mechanism degrades the breakdown characteristics of the device. Thus, the reduction of
the gate leakage is still one of the key challenges.
The optimization of the heat dissipation is a further challenge in research related to
GaN-based HFETs. Although many publications claim high power densities of their
GaN/AlGaN devices, these results are usually calculated from measurements of devices
with small gate widths. For instance, Chu et al.[26] achieved a 9.1W/mm power density
for a device with 2 × 75µm gate width. But these high power densities can not be
attained by large gate width transistors due to the insufficient heat dissipation [31]. As
an example, consider a device delivering 150W with a 36mm gate width device [72],
resulting in a power density of only 4.2W/mm.
Approaches
To encounter the challenges described above, various approaches are pursued. The most
important of these approaches are briefly sketched in the following and thus an answer
will be given to the question: ”how do researchers solve the problems?”
Although GaN-based heterostructures have been grown for quite some time, there is still
room for the improvement of the material [115], in particular the reduction of dislocation
densities. According to Fujitsu, problems such as device failure and unstable output
at high drive voltages are caused by non-uniformity and defects in the GaN epitaxial
layer [9].
In the field of optimization of the layer structure [92, 20, 21] still considerable research
effort is invested. For instance, experiments with an AlN interlayer and with varying
doping levels [93, 95, 94] aim at improving the 2DEG properties. The use of an additional
GaN cap layer is proposed to reduce the gate leakage and all the related difficulties with
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electron trapping [70].
In a wider sense, the following approaches can also be interpreted as approaches to op-
timize the layer structure. Heat-spreading diamond films were deposited to mitigate the
problem of insufficient heat dissipation [127], the same problem is tackled by Dietrich
et al. [31] by thinning down the substrate layer and by thickening the Au metalliza-
tion. In depth analysis of particular aspects, as the dependence of barrier height on Al
concentration [116, 68], help to further optimize the devices.
Although much effort has been invested to GaN/AlGaN HFET research, there is still
room for improving the processing technology. For instance, cleaning of the material
surfaces [92, 36] to reduce gate leakage and density of traps is an issue, or the modification
of gate contacts [80, 106, 107, 111, 153, 36].
Some authors optimize the device geometry. The use of T-shaped gates is a means to
increase the RF performance by minimizing the effective gate length and by providing
a low gate resistance. This approach also impacts the RF power performance as shown
by Thompson et al. [141] reaching an output power density of 16W/mm at Vds = 60V
and f = 10GHz. Also, the optimization of the device geometry (e.g. increase of gate
pitch and mesa width) is an appropriate means to decrease the thermal impedance of
the device [31] and thus serves to improve the insufficient heat dissipation for large gate
width devices.
The layout of multi-fingered devices is also a powerful means to increase power perfor-
mance [76]. The field-plate approach modifies the distribution of the electric field in the
device such that higher drain source voltages can be applied without device breakdown.
Saito et al. reached a six times higher breakdown voltage of remarkable 600V [122].
The output power density can be increased as well as shown by Koudymov et al. [75] for
lower frequencies (2GHz) reaching 20W/mm at a drain source voltage of 55V, and for
higher frequencies (18GHz) by Kumar et al. [78] who reached 9.1W/mm at 55V.
Much effort is spent on the development of substrates. The state-of-the-art substrate
materials currently used are Silicon Carbide (SiC) and Sapphire (Al2O3). Silicon (Si)
has proven to be a good candidate for fast transistors [35]. Although Si is not as effective
in removing heat as SiC, it has the advantage of being a thoroughly known material.
GaN/AlGaN transistors were fabricated by Javorka et al. [60] reaching cutoff frequency
of 32GHz and a maximum frequency of oscillation of 27GHz for a gate length of 500 nm.
Also, good power results could be obtained, Dumar et al. [33] demonstrated a device with
an output power density of 7W/mm at 10GHz and Vds = 40V.
The use of native substrates as GaN or AlN rather than substrates like SiC, Al2O3, and
Si is commonly viewed at as a promising approach to increase the material quality and to
improve heat dissipation [102]. Despite the fact that native substrates are still available
only at high prices, some authors have conducted research with GaN substrates [38, 71,
55, 26], AlN substrates [52], and AlN/SiC templates [62, 129, 81, 108].
Numerous articles in literature contribute to the passivation of the semiconductor surface
of a device. This approach aims at reducing surface trap related effects and has been
performed with various materials, e.g. Si3N4 [44, 90, 91, 137], ScO3 [43, 92, 90, 91, 86,
88, 87], Al3O4 [49], and MgO [43, 92, 90, 91, 86, 87].
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Last but not least, the approach to insulate the gate electrode aims at reducing the
gate leakage current. Many different materials were used to fabricate MISHFETs, e.g.
SiO2 [69, 25], Si3N4 [1, 112], and multi-layer stacks as SiO2/Si3N4/SiO2 [40] or Si-oxy-
nitrides [13]. Other authors used ScO3 [97, 99, 89, 42], Al3O4 [48, 49, 114, 6], and
MgO [73] for MISHFETs and HDiodes. The feasibility to incorporate MISHFETs into
integrated circuits was demonstrated by Simin et al. realizing a RF switch based on a
MISHFET. [131].
1.3 Research at the IBN
In the previous sections, the status quo of research concerned with GaN-based HFETs
was sketched. Research done at the Institute of Bio- and Nanosystems (IBN) is listed
explicitly in the following, although part of the work was already cited in the above re-
view. This is due to the fact that this work benefits to a great extent from the experience
gathered at the IBN over the last years. It is founded on the processing technology and
characterization methods developed and established by my former colleagues.
P. Javorka [59] contributed a technology to fabricate GaN/AlGaN HFETs on Si and
Al2O3 substrates. The standard technology was expanded by issues as air-bridging and
passivation. Also, the concept of Round-HFET for fast and cheap fabrication of HFET
prototypes was implemented. The impact of layer structure and device geometry on
the behavior of HFETs on Al2O3 substrates was investigated. Regarding devices on a
Si substrate, the influence of intentional doping on device performance and the role of
thermal effects were discussed. SiO2 and SixNy passivation experiments were performed
with HFETs on either of the substrates. Inter alia, novel characterization methods as
temperature-dependent DC measurements, pulsed IV characterization and Load-Pull RF
power measurements were implemented.
M. Wolter [147] investigated trapping states and related effects, as current collapse and
DC/RF dispersion by means of Photo-Ionization Spectroscopy, Backgating Current Deep
Level Transient Spectroscopy (BC− DLTS), and Pulsed Measurements. Furthermore,
traps in the GaN buffer on SiC and Si substrates were examined by means of Admittance-
Spectroscopy. Studies were performed with GaN/AlGaN HFETs on sapphire substrates.
In particular, SiO2 and Si3N4 passivation to mitigate the trap-related effects was exam-
ined.
The studies on GaN/AlGaN HFETs were continued by J. Berna´t [17], who focused on
optimization of processing technology of HFETs on SiC substrates. In particular, field
plate and air bridging technology were successfully applied, and first approaches to realize
SiO2 MISHFET devices were accomplished. With the fabricated devices, experiments
concerning the influence of passivation and intentional doping on device performance
were performed.
Chapter 2
Research of this Work
2.1 Approach, Challenges, and Objectives
In the previous chapter, the current status of GaN HFET related research in industry
and academic institutions was presented, starting with the specific objectives, describing
the challenges, and giving an overview of the various approaches to tackle the challenges.
In the following, the current work will be sketched. This time starting with the approach
chosen - namely the insulation of the gate - then listing the common challenges that can
be tackled by means of gate insulation, and finally outlining the objectives of this work.
Approach
The approach followed in this theses is to insulate the gate of a HFET from the semi-
conductor stack either by oxides as SiO2 or high-κ material as GdScO3 and HfO2. This
Metal-Insulator-Semiconductor (MIS) approach was chosen mainly because of three rea-
sons: First of all, insulation of the gate seems to be a very effective approach. Numerous
authors have successfully demonstrated the principal strength of the MIS approach. But
on the other hand, the current achievements leave plenty of room for improvements, as
will become clear from the discussion to follow.
Secondly, the MIS approach is an efficient approach. It aims primarily at the reduction
of the gate leakage. Therefore, it tackles one of the key challenges of current research:
A reduction of leakage currents helps to meet other challenges. For instance, a lowering
of leakage current can mitigate trapping effects, it can increase the device reliability,
and it can improve the RF power performance. In addition, due to the technological
similarities with surface passivation, the MIS concept also offers the chance to exploit
the advantages of coating the semiconductor surface with passivating materials. Thus,
the MIS approach possibly integrates the advantages of the passivation approach.
And last but not least, the MIS approach offers an interesting opportunity to merge
latest advances in the field of high-κ research at the IBN with the GaN device related
knowledge available: The group of J. Schubert at the IBN developed a technology to
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deposit high-κ material with excellent insulating and dielectric properties [50, 143]. And
although the materials were primarily developed to serve as a gate dielectric in Si-based
devices, it appears worthwhile to combine the novel achievements also with GaN devices.
Challenges
As already mentioned, the MIS approach is not only an interesting and effective means,
moreover it is very efficient. The manyfold contributions to tackle the major challenges
in GaN/AlGaN HFET research can be well explained by looking at an article of Khan
et al. [69] which reports on the first SiO2 MISHFET successfully fabricated in 2000.
The major challenge tackled by the MIS approach is the reduction of the gate leakage
current. Khan et al. demonstrate a decrease of the reverse current of six orders of
magnitude due to a SiO2 insulation (although it has to be noted that the reference
device showed an unusually high gate current of around 0.1mA at V = −10V).
With respect to the forward gate current, the difference between conventional HFET
and MISHFET is even more drastic because in Schottky-contact devices the forward
current increases exponentially. What is particularly important about the forward cur-
rent reduction is the fact, that it provides the possibility to operate the transistor up to
Vgs = 10V, an operation mode where twofold drain currents can be reached.
But the work of Khan et al. also reveals the difficulties with MISHFETs in general and for
an insulator like SiO2 in particular: The additional insulation layer decreases the channel
control capability, because part of the applied voltage that is applied to control the
channel properties of the 2DEG drops across the dielectric. Thus, the transconductance
reduces and a higher voltage is to be applied to pinch off the device.
For the SiO2 device of Khan this fact can be expressed by concrete figures: The threshold
voltage drops from −5V for the HFET down to −9V for the MISHFET with a 7 nm
thick SiO2 layer. The authors argue that this threshold increase in combination with a
improved linearity “should, in principle, lead to a smaller intermodulation distortion, a
smaller phase noise, and a larger dynamic range.” [69]
This might be the case for specific applications. But in general we assume, that a
transistor with a sharp on- to off-state transition and low absolute threshold voltages
offers the better channel control. Thus, the increase of threshold voltage is a major
concern for MISHFETs and can be accomplished by an increase of the input capacitance.
And in this context it is worthwhile to note, that an increase of capacitance per se
does not slow down the device. As long as the ratio of input capacitance and parasitic
capacitances remains high, the device will remain functional even for high frequencies.
Yet another drawback of MISHFETs is revealed by Khan et al.: The CV characteristic
shows a threshold shift of 1V, depending on the illumination conditions. This indicates
difficulties with trapping states, most likely introduced by imperfections of the insulating
SiO2 layer. Also worth noting is an aspect concerning technology: Khan et al. intended
to deposit 10 nm SiO2, but from CV measurements they extract an effective thickness of
7 nm. The authors claim this to be a reasonable agreement, but one could also say that
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there is still room for technology optimization.
Apart from the contributions of Khan, two more aspects need to be mentioned. The
reduction of gate leakage also impacts other general difficulties in GaN HFET research,
for instance the reliability issue. To illustrate this aspect consider a contribution of
Fujitsu, the company claims to have realized a GaN-based Si3N4 MISHFET operating
for 100 years at 200 ◦C [7]: Besides the use of higher-quality materials, the key factor to
realize the long lasting device is the incorporation of a n-type GaN cap layer with an
gate-insulating Si3N4 layer on top, stating the basic link between gate leakage current
and device reliability:
The MIS approach is also efficient in another sense: The insulation of the gate possibly
comes along with a passivation of the semiconducting surface. From literature concerning
passivation it is known, that passivation can yield higher drain currents and mitigate gate
lag or current collapse effects. Thus, by insulating the gate the challenges of performance
increase and mitigation of trapping-effects can be met at once due to the passivation
property of the dielectric material.
Objective
The main objective of this work is to show, that the MIS approach can be even more
effective and efficient if high-κmaterial is used instead of SiO2. In particular, a technology
to fabricate MISHFETs using GdScO3 and other promising materials is to be developed
and the appropriate characterization means need to be provided. To provide a reliable
reference for comparison, conventional HFETs and SiO2 MISHFETs will be fabricated
and characterized in parallel.
2.2 Outline
Besides the actual introductory part I, this theses comprises two parts: Part II provides
the theoretical basis concerning the heterostructure field-effect transistor (HFET), the
gate dielectrics, and the metal-insulator-semiconductor HFET (MISHFET), Part III
presents the essential experiments conducted within this work and provides the discussion
of the results.
Within the first chapter of part II, namely chapter 3, the formation of a two-dimensional
electron gas (2DEG) at the interface of a GaN and a AlGaN layer is sketched, and the use
of the 2DEG in the context of a HFET is explained. Then in chapter 4, gate dielectrics
are treated in general, covering important properties as resistivity, permittivity, and
stability. Chapter 5 provides models to explain and predict the electrical behavior of the
HFET and the MISHFET.
The experimental part III starts with chapter 6, which covers two experiments. The first
experiment aims at the investigation of the passivation effect of SiO2 on the performance
of SiO2 MISHFETs. The second experiment examines the scalability of the SiO2 thick-
ness for MISHFETs and reveals insight into the relationship of passivation effect and
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insulator thickness.
Then, attempts to achieve electrically dense GdScO3 material to insulate the gate elec-
trode are presented in chapter 7. The chapter comprises two experiments: An exemplary
experiment, which stands for the approach to vary the annealing temperature, and one
of the key experiment of this work, dealing with post-deposition annealing in oxygen
atmosphere.
Chapter 8 covers experiments performed with GdScO3 heterostructure diodes, based on
the results gathered from the experiments in chapter 7. Here, permittivity and insulation
properties of GdScO3 are investigated, electronic states are studied using CV measure-
ments, and by means of Impedance Spectroscopy the sheet carrier concentration and
mobility within the 2DEG channel of the GdScO3 device are investigated.
After having gained first knowledge concerning the integration of GdScO3 into GaN-
based devices, the promising attempt to fabricate and characterize GdScO3 MISHFETs
on SiC substrates is described in chapter 9. The following chapter 10 treats an experiment
to investigate the possibility to use HfO2 as a gate dielectric in MISHFETs.
Chapter 11 compares SiO2 and GdScO3 MISHFETs, and the final chapter of the exper-
imental part summarizes the major conclusions drawn from the experiments and gives
an outlook to further work to be done.
To provide an insight into the processing technology developed within this work, chap-
ter A of the appendix presents details concerning important process steps specific to the
fabrication of MISHFETs, including the deposition and etching of the gate dielectrics
and the modification of the electron-beam lithography process. It also documents the
complete process to fabricate MISHFETs, where the MISHFET specific elements are
brought together with the standard HFET process established at the IBN.
The documentation of the methods and means to characterize electrically the fabricated
devices can be found in chapter B of the appendix. The chapter comprises methods
that have already been established for a long time at the IBN, other methods as the
measurement of very low insulator currents and the Impedance Spectroscopy have been
implemented within the scope of this work. The methods are subdivided into four groups,
namely current-voltage, impedance, S-parameter, and Load-Pull measurements.
Part II
Fundamentals
Chapter 3
Heterojunction Field Effect
Transistor (HFET)
This chapter gives a brief introduction into transistors made of heterostructure mate-
rial: At first, the fundamental physics of GaN/AlGaN-based heterojunctions and the
formation of the two-dimensional electron gas will be explained. Thereafter, the trans-
formation of the heterojunction material into a heterostructure field-effect transistor will
be treated.
3.1 Gallium Nitride based Heterojunction
If a GaN- and an AlGaN layer are brought into intimate contact, a two-dimensional
electron gas (2DEG) can form slightly underneath the interface. In the following, the
formation process will be explained and the necessary conditions will be listed that need
to be fulfilled for a 2DEG to form. Then, the 2DEG will be characterized by means of
charge carrier concentration, mobility, and velocity.
Formation Each of the two semiconductors have a bandgap (Eg) of different widths.
In general, the energies of the lower conduction band edge of the two materials are
not at the same level, neither are the energies of the upper valence band edges. The
energy difference is denoted conduction band (∆ECBO) and valence band offset (∆EVBO).
The relative alignment of the energy bands can be calculated in a rough first-order
approximation according to Anderson’s electron affinity rule [5], being the difference of
the electron affinities (χ) of the two semiconductors (for a more detailed discussion on
the formation of a band offset see section 4.2):
∆ECBO = χ
AlGaN − χGaN (3.1)
∆EVBO = E
AlGaN
g −EGaNg −∆ECBO. (3.2)
According to Freeman, ∆ECBO between GaN and AlGaN layers can only be determined
with great uncertainty, i.e. 0.15 eV < ∆ECBO < 0.56 eV [39]. Nevertheless, Schwierz
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et al. report the ∆ECBO for a GaN/Al0.3Ga0.7N heterojunction to be 0.42 eV [125].
Figure 3.1(a) represents the situation of the two semiconductors not being in contact by
means of an energy band diagram.
In both semiconductors, electric fields due to spontaneous polarization exist, whereas
spontaneous polarization in AlGaN is stronger than in GaN. Due to the smaller lattice
constant of AlGaN compared to GaN, the AlGaN layer is under tensile strain. As a
consequence, a piezoelectric polarization field in the AlGaN layer needs to be taken into
account in addition.
Since a constant electric field is represented by a tilting of the energy bands, the sum
of polarization fields on either side of the heterostructure causes the energy bands to
tilt; the stronger the polarization effects the steeper the slope is. Assuming that the
polarization fields of AlGaN and GaN point into the same direction (i.e. assuming Ga-
faced growth), the slopes of the energy bands have the same sign, resulting in energy
bands as illustrated in Figure 3.1(b). Note, that the semiconductors are still separated
from each other at this point of discussion.
If the two semiconductors are brought into intimate contact, the Fermi energy levels
(EF) on either side need to even out to ensure thermodynamic equilibrium. Since EF
is pinned at the AlGaN surface on the left end (e.g. EAlGaNC − EF = 1.6 eV in the
case of Al0.24Ga0.76N [58]) and E
GaN
C − EF is determined by the GaN bulk doping on
the right end of the heterostructure, one has two boundary conditions that need to be
satisfied. Thus, the energy bands bend correspondingly. The bending of the GaN portion
of the energy bands is accompanied with the accumulation of free electrons forming the
2DEG. Figure 3.1(c) shows the characteristic energy band structure of an GaN/AlGaN
heterostructure.
EAlGaNg
EV
EC
EGaNg
∆ECBO
∆EVBO
(a)
grad qΦ ∝ P
(b)
EF
ns
EAlGaNC − EF E
GaN
C − EF
(c)
Figure 3.1: Necessary conditions for the formation of the 2DEG at a
GaN/AlGaN heterojunction with n-doped GaN layer. Alignment of energy bands
(a), spontaneous and piezoelectric polarization fields causing the energy bands
to tilt (b), and boundary conditions at both ends of the heterostructure (Fermi
level relative to conduction band at AlGaN surface and in GaN bulk) that are
satisfied by appropriate band bending and corresponding accumulation of charge
carriers, resulting in a certain sheet carrier concentration (ns) (c).
Some authors explain the formation of the 2DEG with slightly different accentuation,
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e.g. Freeman [39] and also Schwierz and Ambacher [125] explain the formation of the
2DEG as a process to compensate the resulting positive polarization sheet charge (due to
divP = σpol) to ensure locale charge neutrality: “The 2DEG forms to screen the bound
spontaneous and piezoelectric charge residing at the interface”.
It is worthwhile to note, that in a GaN/AlGaN heterostructure the doping of the barrier
layer, i.e. the AlGaN layer, is not a necessary condition for the 2DEG to form, other
than e.g. in the GaAs/AlGaAs material system. Also, some authors stress the question
of where the electrons of the 2DEG “come from”, proposing that the electronic states of
the conduction band are filled by electrons “coming from” high free carrier concentration
of GaN and AlGaN layers, or that they are injected from the metal contacts [4], which
provide access to the 2DEG in electrical devices as will discussed in the following sections.
A common way to calculate the exact band bending and charge carrier distribution
is to solve the Poisson-Schro¨dinger equations self-consistently by numeric simulation.
Figure 3.2 shows the energy band configuration for different biasing conditions of a nu-
merical simulation performed with WinGreen [54], a software based on realtime Green’s
functions and providing a quantum mechanical approach for the description of dynamic
and kinetic properties of interacting many-particle systems in a thermodynamic non-
equilibrium state. With the 2DEG potential becoming increasingly more negative rel-
ative to the surface potential, the conduction band well forming at the interface lifts
above the Fermi energy level, meaning that fewer conduction band states are occupied,
which corresponds with a weaker bending of the band. Further discussions concerning
the numerical simulation of the 2DEG formation in GaN/AlGaN structures can be found
in [51, 24].
Electrical Properties For the intended use of the 2DEG as conductive channel in
diodes and transistors, it is mandatory to have means at hand to characterize the elec-
tronic transport. If an electric field (E) parallel to the 2DEG is applied, then the charge
carriers of the 2DEG will be accelerated and will reach a certain steady-state velocity (ν)
parallel to E, depending on the involved scattering processes. In general, the dependence
of ν to E can be written as
ν = µ(E, ns, T )E, (3.3)
where µ is the mobility of carriers, which itself is strongly dependent on E, the sheet
carrier concentration (ns), temperature (T ), and scattering mechanisms.
The main scattering mechanisms of relevance at room temperature are summarized by
Ambacher at al. [4]: “At room temperature, the maximum electron mobility is limited
by polar optical phonon scattering. At low sheet carrier densities, impurity and piezoa-
coustic scattering diminish the mobility. For higher densities, these scattering processes
are screened, which explains the increase in mobility. At very high sheet carrier densi-
ties, the average distance of the 2DEG to the AlGaN/ GaN interface becomes smaller.
Depending on the interface quality, this can decrease the mobility significantly due to
the increase in interface roughness scattering.”
Farahmand et al. derived an expression for µ for bulk wurzite phase material [34]. By
means of ensemble Monte Carlo simulation they calculated the steady-state electron drift
20 CHAPTER 3. HETEROJUNCTION FIELD EFFECT TRANSISTOR (HFET)
0V
−3V
−6V
EC
EV
n
E
[e
V
]
z [nm]
n
[1
e1
9
cm
−
3
]
0 10 20 30 40 50 60 70 80 90
−10
−8
−6
−4
−2
0
2
0
1
2
3
4
5
Figure 3.2: Simulated energy bands and charge carrier distribution of a
GaN/AlGaN/GaN structure for different biasing conditions. The plot shows
the lower conduction band edge (EC), the upper valence band edge (EV), and
the charge carrier distribution (n). The band structure was simulated by means
of WinGreen [54].
velocity for particular electric fields, assuming energy band structures with non-parabolic
spherical valleys and incorporating scattering mechanisms as acoustic phonon scattering,
non-polar optical phonon scattering, polar optical phonon scattering, ionized impurity
scattering, piezoelectric scattering, and alloy scattering. As a result, they formulated an
expression for µ to fit the calculated values:
µ =
µ0(T,N) + νsat
En1−1
E
n1
c
1 + a
(
E
Ec
)n2
+
(
E
Ec
)n1 , (3.4)
where νsat, Ec, n1, n2, and a are fitting parameters. For GaN, Al0.2Ga0.8N , and AlN, ν
shows the typical dependence on E as depicted in Figure 3.3(a). For low electric fields,
ν increases linearly with E. For higher E it reaches its maximum (νmax), and for even
higher electric fields, ν saturates (νsat) and becomes independent on E. Note, that in
this approach only µ0 depends on temperature and charge carrier concentration.
If expression 3.4 is looked at for low electric fields, then it reduces to µ ' µ0, and thus
ν becomes proportional to E. As mentioned above, the proportionality constant µ0
depends mainly on T and on ns. The interrelationship between µ0 and ns in a 2DEG is
described by Schwierz et al. [125]:
µ0 =
1
1
a
+ 1
bncs
+ 1
dnfs
, (3.5)
where a, b, c, d and f are fitting parameters. Figure 3.3(b) illustrates the above func-
tion with parameters found to represent an average fit of experimental data from many
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Figure 3.3: Carrier velocity (ν) and low-field mobility (µ0) in GaN-based de-
vices. The carrier velocity versus electric field (E) plot is based on expression 3.4
using appropriate fitting parameters (a), and µ0 as a function of sheet carrier
concentration (ns) is plotted according expression 3.5 (b). Room-temperature is
assumed.
sources [125].
It is worthwhile noting, that the low-field mobility is not directly dependent on the
specific doping level of the HFET device [95]: The only effect an increase (decrease) of
doping level has with regards to the low-field mobility is that a lower (higher) gate source
bias needs to be applied to reach a certain sheet carrier concentration in the 2DEG.
In summary, the 2DEG can be characterized electrically by means of the sheet charge
carrier concentration (ns), the low-field drift mobility (µ0), the peak velocity (νmax), and
the saturation velocity at high fields (νsat). But only for µ0 reliable models exist for
the case of two-dimensional transport [125], thus νsat and νmax can only be used as an
estimate. Table 3.1 shows typical mobility and velocity values for important material
systems.
Material System µ [cm2/Vs] νmax [10
7cm/s] νsat [10
7cm/s]
GaN/AlGaN 1400 2.5 2
GaAs/AlGaAs 8000 2 0.8
Si (1017 cm−3 n-doped) 700 1 1
Table 3.1: Low-field drift mobility (µ), peak velocity (νmax), and saturation
velocity at high fields (νsat) for various material systems [125]. Note, that values
for νmax and νsat are for bulk material only.
The knowledge of νsat, ns, and µ enables to estimate DC, RF, and power measures of
devices utilizing the 2DEG. For instance, the current density (j2DEG) that will be present
in the conducting channel in the linear and in the saturation regime can be expressed in
terms of ν and ns as in j2DEG = qnsµ0E and j2DEG = qnsνsat, respectively. Concerning
the RF performance of a HFET (e.g. represented by fT and fmax), µ0 and νmax ought
to be high. With regard to power performance, a high ns mainly matters - besides that
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high breakdown fields and a high thermal conductivity of the substrate is of importance
for good power performance.
3.2 Heterojunction Field Effect Transistor
The HFET consists essentially of the two dimensional electron gas (2DEG) that forms
at the GaN/AlGaN heterojunction (see section 3.1). Two ohmic contacts give access to
the channel which are denoted the drain and source electrodes. When a drain-source
voltage (Vds) is applied, then the 2DEG acts as a conducting channel which carries the
drain current (Id). Vds and Id make up the output of the transistor.
To complete the transistor in principle, a gate electrode is placed on top of the upmost
semiconducting layer, located in between the drain and source electrode. By applying
a bias between gate and source (Vgs), the properties of the 2DEG can be modified and
thus Id can be controlled. In general, the current flowing through the Schottky barrier
(Ig) can not be neglected, and together with Vgs it constitutes the input of the device.
The input characteristic of the HFET is determined by a heterostructure diode (HDiode).
This bears the chance to study a separate HDiode to gain knowledge concerning the
internal HDiode of the HFET. But the so gathered knowledge must only be transferred
to the HFET case with care. For instance, to pinch off the HFET, the voltage applied
to the input diode needs to be below the threshold voltage (Vth). But since the effective
bias at the input diode results from the superposition of the applied source drain (Vds)
and Vgs voltage, it will differ from the applied Vgs. Thus, the threshold voltage (Vth)
identified for a HDiode will differ from the Vgs that is needed to pinch off the transistor.
In practice, the transistor will be fabricated in parallel with many other transistors on
the same wafer. Thus it is mandatory to insulate the devices from each other electrically.
A very efficient way to reach this goal is to take away the AlGaN material in between
the regions designated to hold the devices. Without an AlGaN layer, a 2DEG will not
form and thus a current can not flow between the devices. Due to their appearance,
the remaining AlGaN regions are called mesa. A second practical aspect concerns the
accessability of the device for testing purposes. Metal layers are placed in such a way
that the gate, source, and drain electrodes can be conveniently contacted with DC and
RF probes. For a detailed illustration of the device with all the essential and additional
elements see section A.3 of the appendix.
Chapter 4
Gate Dielectrics
This Section will - from a general perspective - cope with issues concerning the gate
dielectric itself, namely the permittivity and the resistivity of dielectric films, and the
stability of the dielectric/semiconductor interface. Other important issues as the elec-
tronic states at the interface and within the dielectric film, the compatibility with yet
established processing technologies, thickness and density of the gate dielectrics will be
discussed later in part III in the context of the specific dielectric materials investigated
in this work.
4.1 Permittivity
Permittivity as a physical quantity describes the interaction between an electric field
and a dielectric material: when the material is brought into an electric field (E), charges
are redistributed within its atoms or molecules; the material is said to polarize and a
polarization density field (P ) builds up.
The way E affects and is affected by the organization of the charges in the dielectric
material can be formally expressed by the electric displacement field D = 0E+P , with
0 being the dielectric constant in vacuum. For a linear and isotropic material, P relates
to E by P = 0(r − 1)E, with r being the relative dielectric constant - or permittivity.
Thus, D can be expressed as D = 0rE. r can be a tensor for anisotropic material, and
it can be a function of frequency (dielectric dispersion) of the electric field.
It shows, that r is the material parameter of choice to characterize the behavior of the
material within electric fields. By means of r various dielectric absorption mechanisms
can be aggregated and elements to be used in lumped circuit models can be defined,
such as the capacitance of a plated capacitor C = 0r
A
dinsul
, where A denotes the area
and dinsul stands for the thickness of the dielectric.
The main driver of the high-κ research is the International Technology Roadmap for
Semiconductors (ITRS) [57], defining the demands for future Si-based transistors. Since
the scaling-down of the SiO2 gate dielectric has reached its technological limits, novel
materials that might substitute SiO2 are desired. That is the reasoning to define high-κ
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material as an insulator with a dielectric constant (r) larger than that of SiO2 [84].
The dielectric constant of a high-κ material is higher than in SiO2 because of ionic
polarization: The permittivity of a material results from ionic and electronic polarization
(EP). The latter is roughly proportional to the inverse of the band gap. The material
with the smallest Eg considered in this work is approximately 60% of the Eg of SiO2.
If only EP would contribute to r of the high-κ material, its permittivity would be only
two-third higher compared to SiO2. Thus, the remaining difference must be due to ionic
polarization. Most of the high-κ materials have highly polarizable, often metal-oxygen,
bonds which are responsible for the major difference in r [37].
The permittivity of a material depends on various parameters, e.g. on the composition as
was shown by Reji et al. [140]: the permittivity of ternary rare-earth scandate (DyScO3)
is more than twice as high as the permittivities of the binary oxides Dy2O3 and ScO3
(figure 4.1). Due to the structural and electrical similarities of GdScO3 and DyScO3 with
respect to the electric properties [50], a similar relationship can be assumed for GdScO3
as well.
Figure 4.1: Dependence of permittivity of DyxScyOz on Dy/(Dy + Sc) com-
position [140].
Composition (Dy/(Dy+Sc)) [%]
D
ie
le
ct
ri
c
C
o
n
st
a
n
t
[1
]
Sc2O3 25 50 75 DyScO3
0
5
10
15
20
25
30
35
The microstructure impacts dielectric properties as well. Polycrystalline films can be
problematic when used as gate dielectric: grain size and orientation change throughout a
polycrystalline film. This can result in significant variations of the dielectric constant and
irreproducible properties. For film thicknesses approaching the grain size this difficulty
becomes even more severe [145].
Figure 4.2 plots the permittivity of classical and high-κ materials along the abscissa.
Also incorporated into the plot is the bandgap of the materials, which is an indicator for
the insulating properties of a gate dielectric which is covered in the following section.
4.2 Insulation
Band Offsets The band gap of a potential gate dielectric is a first indication whether
the material is a good insulator. But a far more adopt approach is to look at the relative
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Figure 4.2: Survey of gate dielectrics. A material with a great bandgap (Eg)
is likely to be a good insulator. If it combines good insulation with a high
permittivity (r) it might serve as a gate dielectric for GaN-based devices. The
plot illustrates the insulating and dielectric properties of commonly used and
novel oxides and nitrides: SiO2 [49, 119], Si3N4 [119], Al3O4 [49, 119, 22, 2],
Ga2O3 [49], HfO2 [119, 15, 2], ScO3 [140], Dy2O3 [140], Gd2O3 [29], GdScO3 [50,
140, 2], DyScO3 [50, 2]. The properties of Al0.3Ga0.7N [49] are also shown,
determining a minimum Eg illustrated by the upper edge of the gray square.
alignment of the energy bands of the two adjacent materials, i.e. the valence band
(∆EVBO) and the conduction band offset (∆ECBO).
The ∆EVBO of a layer stack consisting of material A and B can be defined as the energy
difference of the upper valence band edge of the materials A and B. Accordingly, the
∆ECBO is defined as the energy difference between the lower conductance band edge of
the materials A and B.
For instance, the lower the ∆ECBO the higher the leakage current which is due to current
mechanisms like Schottky emission over the barrier or Poole-Frenkel emission using the
electrically active defects in the oxide [84]. As a figure of merit, the ∆EVBO and the
∆ECBO should be higher than 1 eV to reach sufficient insulation properties [133].
There are several ways the energy bands can align relative to each other. Two con-
figurations are of practical relevance for this work: the straddling and the staggered
lineups [77] which are depicted in figures 4.3(a) and 4.3(b), respectively. Staggered
lineups imply large offsets in either the conduction or the valence band, which can be
beneficial for non-optical and unipolar devices [42] as is the case with HFETs.
In the following, the band offsets of the relevant interfaces will be determined in a first-
order estimation. Robertson and Falabretti [120] provided a method to calculate the
band offsets of various oxide material on GaN based on charge neutrality levels.
∆ECBO = (χsem − ΦCNL,sem)− (χox − ΦCNL,ox) + S(ΦCNL,sem − ΦCNL,ox), (4.1)
with S =
1
1 + 0.1(r − 1)2 , (4.2)
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Figure 4.3: Types of energy band linups. The alignment of the energy bands
of oxide and semiconductor is crucial to have an insulating effect. The energy
bands either align in a straddling (a) or in a staggered (b) lineup [77]. The first
type is mandatory for bipolar devices, the latter can be sufficient for unipolar
n-type MISHFETs.
∆EVBO = E
insul
g − Eoxideg −∆ECBO, (4.3)
where ΦCNL,ox/sem denotes the charge neutrality level with respect to the vacuum level,
χox/semi stands for the electron affinity. The charge neutrality level of surface and inter-
face states is the position for the Fermi energy level (EF) which renders the semiconductor
surface or interface without a net charge. If EF is above the charge neutrality level, the
surface is negatively charged. If the Fermi level is below the charge neutrality level, the
surface is positively charged.
Figure 4.4(a) and 4.4(b) illustrate respectively the results for various dielectrics on GaN
and Al0.3Ga0.7N. In the following it is assumed, that due to the n-type conduction of the
considered devices only the ∆ECBO is of relevance.
The results confirm the suitability of SiO2 for insulated-gate GaN applications: ∆ECBO =
2.56 eV, which is far above 1 eV serving as the figure of merit. In this respect, SiO2
outperforms insulators as Si3N4 and Al3O4. Hafnium dioxide as one of the gate dielectrics
considered in this work shows an inappropriate band alignment. Although it is slightly
above the 1 eV limit for GaN interfaces, it is clearly below that figure of merit for AlGaN.
Thus, HfO2 will not be the first choice for GaN-based MIS devices.
The results for GdScO3 are very promising: The ∆EVBO is close to zero or even negative,
and since in this work only n-type conduction is assumed, the small valence band offset is
not of importance in terms of conduction processes. Moreover, due to the small ∆EVBO,
almost the entire difference in band gaps contributes to the ∆ECBO. Thus, the ∆ECBO
is far above 1 eV and reaches a value even higher than for SiO2. It is interesting to
note, that the binary oxides Gd2O3 and ScO3 show much lower ∆ECBO values. Only the
mixture of both in the form of the ternary GdScO3 makes the big difference - similar to
the increase in permittivity discussed in section 4.1.
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Figure 4.4: Band offsets between various oxides on GaN (a) and
Al0.3Ga0.7N (b). The GaN and Al0.3Ga0.7N bandgaps are represented by red
lines, the black ones stand for the bandgaps of the oxides. The numbers refer
to the conduction (upper row) and valence band offsets (bottom row) in eV,
calculated according to the charge neutrality model as in [120].
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4.3 Stability
The fabrication of MIS devices implies the formation of semiconductor/insulator and
insulator/metal interfaces. These interfaces need to be stable, i.e. reactions inducing
the formation of other phases must not occur. The importance of this issue can be well
illustrated by an example from research concerned with high-κ gate dielectrics for Si
systems. Here, the formation of interlayers, e.g. SiO2, can have severe impact on the
performance of the device. The total capacitance of the device drops drastically, and
the prediction of gate currents becomes difficult, since the effective interlayer thickness
can not be determined better than 1 nm+-0.25 nm with currently available instruments,
which corresponds to an uncertainty of two orders of magnitude in gate current[84].
Stability has a kinetic and a thermodynamic aspect [84]. If thermodynamic equilib-
rium conditions are assumed, then the thermodynamic stability of an interface can be
considered by looking at the Gibbs free energies of the possible phases in a first-order
estimate. Locquet at al. [84] demonstrate this procedure for the ZrO2/Si interface: first
they determine the Gibbs free energy of any possible reaction, then they associate each
reaction a certain likelihood to occur, and finally they discuss what might happen to the
dielectric and insulating properties of the junction if certain phases would be involved.
But even if thermodynamic stability is predicted for a particular interface, interfacial lay-
ers may form [145], indicating the need to consider kinetic aspects under non-equilibrium
conditions as is the case during deposition. Locquet et al. [84] give some examples on
how to approach this issue: for instance, the speed of the formation of certain phases
can be derived by estimating the molecular incident rate with accompanying assump-
tions concerning sticking and oxidation coefficients under certain growth parameters. Or,
diffusion related considerations might help to estimate the likelihood of certain phases to
form. For instance, the diffusion of gate constituents through the dielectric is enhanced
by the presence of grain boundaries for a polycrystalline microstructure.
But within the scope of this work, first-order estimates of the above kind regarding inter-
faces such as AlGaN/GdScO3 is out of reach. Concerning thermodynamic considerations,
too many phases would have to be considered, too limited is the availability of Gibbs
free energies. And last but not least, the results would bear a great uncertainty due
to general difficulties (validity of bulk-considerations for thin film interfaces, variation
of material properties due to strain and material orientation) [84]. And considering the
kinetics of deposition processes is of limited use without profound understanding of the
thermodynamical issues. Thus, the effort to be invested would not be justified.
Despite the principle difficulties at this point, interface stability needs to be considered
in some way, although in the context of GaN/AlGaN devices the problem of interlayers
should not play a significant role: Gila et al. [42] showed that dry oxidation of GaN
at temperatures below 900 ◦C results only in a minimal oxidation. Nevertheless, in this
work the possibility of interlayers to form will be taken into account when comparing
experimentally derived capacitances with values predicted in literature. For instance, if
the total capacitance of a GdScO3 HDiode is far less than expected, then a interfacial
layer is likely to be involved.
Chapter 5
Metal-Insulator-Semiconductor
HFET (MISHFET)
By introducing a dielectric layer, the electrical behavior of the device changes with
regard to important aspects such as the gate-source capacitance, the gate current, the
drain current, the cut-off frequency, the maximum frequency of oscillation, the gain, and
the power added efficiency. This chapter provides models to explain essential differences
in device behavior of the MISHFET in comparison to the HFET.
To discuss the impact of the dielectric layer systematically, four aspects of device behavior
will be treated in the following, namely the input and the output characteristics under
DC conditions, the RF small-signal, and the RF large-signal behavior. For each aspect,
well established models will be introduced to explain the behavior of conventional HFET
devices. These models will be modified in such a way, that the specific differences in
device behavior due to the dielectric layer of a MISHFET become transparent.
5.1 DC Input Characteristic; The Gate-Source Ca-
pacitance
The conventional HFET
The gate-source capacitance (Cgs) - as one of the key figures to describe the input be-
havior of a HFET - can be defined as the derivative of the charge (Q) stored in the
two-dimensional electron gas (2DEG) with respect to the applied gate-source voltage
(Vgs):
Cgs =
dQ
dVgs
, (5.1)
which can, considering the dependence Q = q ·Lg ·Wg ·ns, also be written in an integral
form to express the sheet carrier concentration (ns):
ns =
1
q · Lg ·Wg ·
∫
Cgs dVgs, (5.2)
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where q, Lg, and Wg denote the elementary charge, the gate length, and the gate width,
respectively.
Typically, Cgs of a GaN/AlGaN device depends on Vgs as depicted in figure 5.1(a). From
the Cgs-level at Vgs = 0V, Cgs decreases slightly the more negative Vgs becomes. Close
to a specific Vgs-value denoted as the threshold voltage (Vth), Cgs reduces significantly
by around two orders of magnitude. Integration of Cgs according to equation 5.2 yields
the dependence of ns from Vgs, as illustrated in figure 5.1(b).
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Figure 5.1: Gate-source voltage (Vgs) dependence of the gate-source capaci-
tance (Cgs) showing the GaN/AlGaN-characteristic Cgs-drop at threshold volt-
age (a), and the corresponding sheet carrier concentration (ns) scaling almost
linearly with Vgs (b).
At Vgs = 0V, the Cgs-level corresponds to the capacitance of a plated capacitor, with
the gate-electrode and the 2DEG underneath the gate - acting as an equipotential plane
- being the capacitor-plates. The 2DEG is assumed to have the same electrical potential
as the source contact, i.e. all parasitic resistances are neglected. Thus, Cgs at Vgs = 0V
can be formally expressed by
Cgs = 0 · Lg ·Wg · 
semic
r
dsemic
, (5.3)
where 0 is the dielectric constant in vacuum, Lg is the gate length, Wg is the gate width,
semicr is the relative dielectric constant of the semiconducting material, and d
semic is the
distance between the gate-electrode and the 2DEG. At Vgs = 0V, ns shows the initial
value (ns,0) determined by the material and structural parameters of the layer system
and to the 2DEG formation mechanism described in section 3.1.
For Vth < Vgs 6 0V, Cgs varies slightly, which can be explained as follows: The 2DEG
is situated underneath the GaN/AlGaN heterointerface and can be attributed a certain
thickness. The thickness of the 2DEG varies with the variation of the applied Vgs, thus
the mean distance between the heterointerface and the 2DEG (dig) changes. The more
negative Vgs the greater dig becomes. For a GaAs/AlGaAs HFET for instance, dig varies
from 8 nm to 20 nm [30]. This corresponds to a plated capacitor whose plates move away
from each other. Thus, Cgs reduces slightly. Despite the slight variation of Cgs, ns varies
almost linearly with Vgs. The more negative Vgs becomes, the more ns decreases.
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For voltages around Vth, the 2DEG underneath the gate-electrode has vanished. As
a consequence, the capacitance can not be modeled as a plated capacitor any more,
consisting of plates of the size of the gate-electrode as illustrated in figure 5.2(a).
AlGaN
gatesource
access regions
active
region
(a) on-state
AlGaN
gatesource
depleted
2DEG-channel
(b) off-state
Figure 5.2: Geometries representing a heterostructure in the on- (a), and the
off-state, i.e. with the 2DEG underneath the gate electrode being depleted (b).
Moreover, Cgs can be interpreted as the capacitance of a structure consisting of the gate-
electrode, the semiconducting material and a source-electrode sided contact formed by
the 2DEG of the access region as depicted in figure 5.2(b). For the off-state configuration,
less charge can be stored within the system compared to the on-state configuration at
identical voltages, i.e. the capacitance of the off-state geometry is significantly reduced
compared to the on-state.
Impact of a dielectric layer on the gate-source capacitance
In case of an additional dielectric layer between the gate electrode and the semiconducting
material as in MISHFET devices, the total gate-source capacitance (CMISHFETgs ) can be
modeled as a series of the capacitance found above for the HFET (CHFETgs ), and a second
capacitance which is due to the dielectric layer. In the following, CMISHFETgs relative to
CHFETgs is expressed as a function of the relative dielectric constants for the insulating
(insulr ) and semiconducting material (
semic
r ), the thickness of the dielectric layer (d
insul),
and the distance between the 2DEG and the upper side of the semiconducting layer
(dsemic):
CMISHFETgs = C
HFET
gs ·
(
1 +
semicr
insulr
· d
insul
dsemic
)−1
. (5.4)
Due to the additional series capacitance, Cgs of the MISHFET will in general be less
than that of the HFET. Figure 5.3 illustrates this dilemma for various material and
geometrical configurations. The best case for a MISHFET would be to reach Cgs-values
as close to the CHFETgs as possible. To achieve this goal, it is more appropriate to increase
the dielectric constant of the insulating material (figure 5.3(a)) rather than to decrease
its thickness (figure 5.3(b)).
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Figure 5.3: The MISHFET- to HFET-capacitance ratio (CMISHFETgs /C
HFET
gs )
as a function of the relative dielectric constant of the insulator (insulr ) (a) and of
the insulator thickness (dinsul) on top of a 30 nm thick semiconducting layer
(b). For low insulr , e.g. SiO2, reducing of d
insul has a strong influence on
CMISHFETgs /C
HFET
gs , but substitution of the low-κ by a high-κ material outper-
forms the down-scaling option by far.
Equation 5.4 can also be written in a form to determine the effective insulator thickness
(dinsulCV ) from capacitance voltage measurements, as being frequently used in part III:
dinsulCV = d
semic · 
insul
r
semicr
(
CMISHFETgs
CHFETgs
− 1
)
. (5.5)
Impact of a dielectric layer on the threshold voltage
To explain the effect of the dielectric layer on the threshold voltage (Vth) it may be
sufficient to point at the increased gate-to-channel separation as Khan et al. do [69].
Nevertheless, in the following two further alternative explanations will be given. Assume
an initial 2DEG sheet carrier concentration for the HFET and the MISHFET of the same
amount, i.e. nHFETs,0 = n
MISHFET
s,0 . Furthermore, assume the gate-source capacitances being
constant for Vth < Vgs 6 0V. As introduced previously, the gate-source capacitance (Cgs)
describes the ability to change ns by changing the gate-source voltage. Due to the fact,
that CMISHFETgs < C
HFET
gs , it takes a higher Vgs for the MISHFET to deplete the 2DEG
compared to the HFET, thus V HFETth < V
MISHFET
th .
An alternative way to explain the higher threshold voltage of the MISHFET is to consider
the band diagrams as shown in figure 5.4. The mechanism to control the 2DEG sheet
carrier concentration by means of a gate-source voltage is as follows: by applying a
negative gate-source voltage, the conduction band is bent in such a way, that the potential
well is lifted above the Fermi energy level (figure 5.4(a)). In the MISHFET case, the
applied Vgs drops partially across the dielectric layer and thus a Vgs sufficient to deplete
the 2DEG in the HFET case will only partly deplete the 2DEG in the MISHFET case,
thus V HFETth < V
MISHFET
th (figure 5.4(b)).
The partial voltage drop across a series of capacitances can be estimated by the expression
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Figure 5.4: Band Diagram to illustrate the differences in threshold voltage (Vth)
for HFETs (a) and MISHFETs (b). The gate-source voltage (Vgs) sufficient to
deplete the 2DEG of a HFET, i.e. Vgs = V
HFET
th , does not suffice to reach the
off-state of a MISHFET, because part of the voltage drops across the insulator
and thus does not contribute to the conduction band bending necessary to lift
the potential well above the Fermi energy-level to fully deplete the 2DEG, i.e.
Vgs = V
HFET
th > V
MISHFET
th .
Vsemic = V · CinsulCinsul+Csemic . Assuming Csemic = 3mF/m2 for the semiconducting layer
(r = 9.8, d
AlGaN = 30 nm) and C insul = 18mF/m2 for a GdScO3 layer (r = 20, d
GdScO3 =
10 nm), then 86% of the applied voltage drops across the semiconducting layer. Assuming
a SiO2 layer instead (r = 3.9 and d
SiO2 = 10 nm) then only 54% of the voltage drops
across the semiconducting layer. This will - in a very rough first-order approximation -
necessitate an almost twofold voltage to be applied to pinch-off of the device.
5.2 DC Input Characteristic; The Gate Current
The conventional HFET
The gate current is an essential aspect to be considered since it influences the RF power
performance figures as power gain, saturation output power, linearity, and stability [23].
Furthermore the gate current severely impacts the breakdown characteristic of the de-
vices [138] (figure 5.5(a)), which was also shown numerically [121].
To investigate the impact of a dielectric layer on the gate current it is helpful, to dis-
tinguish two major gate current contributions. After the electrons constituting the gate
current have passed a Schottky-barrier, they either proceed a) via the semiconducting
surface or b) through the semiconductor and via the 2DEG. To finally reach the drain
or source contact, the electrons in either case have to surpass an ohmic contact (which
is basically a thin Schottky barrier).
With regard to the former mechanism, Miller et al. [101] suggest that Field Emission
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(a) (b)
Figure 5.5: Correlation of gate current (Ig) and breakdown voltage
(Vbreak) [121] (a) and distribution of surface states [47] (b).
Simulation (ΦB = 0.9 eV)
10−4
10−2
100
102
104
106
108
0
100
200
300
400
500
600
0 1 2 3 4 4 3.5 3 2.5 2 1.5 1 0.5 0I
g
a
t
V
d
s
=
1
0
0
V
[µ
A
/
m
m
]
V
b
r
e
a
k
[V
]
Energy [eV]
S
u
rf
a
ce
S
ta
te
D
en
si
ty
[c
m
−
2
/
eV
−
1
]
1011
1012
1013
1014
Defect Charge Density x 1012 [cm2]
tunneling and dislocation related current mechanisms are responsible for the current via
the surface. Tan et al. [138] argue the same way: electrons tunnel through the Schottky
barrier and propagate towards the ohmic contacts by hopping from one vacant N-related
surface state to the other. In this respect, Hasegawa et al. [47] proposed an appropriate
state distribution as depicted in figure 5.5(b).
The gate current contribution via the AlGaN and the 2DEG is primarily determined
by the Schottky barrier, which can be concluded by comparing a typically observed
gate current of around 1µA at −5V through a heterostructure diode (200µm2-Schottky
contact, 30 nm-thick AlGaN layer) with a hypothetical current of around 200mA, which
would flow through an accordingly sized AlGaN crystal (assuming the conductivity of
Al0.3Ga0.7N being two orders of magnitude lower than for GaN [67], which is ρGaN =
9 (Ωcm)−1). The typical transport mechanisms through a Schottky barrier are illustrated
in figure 5.6.
qΦb
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bc thermionic emission
bc
bc bc
trap-assisted
tunneling
bc bc field-emission
hopping conduction
EF
EC
Figure 5.6: Current Mechanisms for a Schottky barrier [101].
The propagation of electrons through the AlGaN or GaN bulk in parallel to the 2DEG
plane can be neglected considering the low conductivity of these semiconductors com-
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pared to the conductivity of the 2DEG. Figure 5.7(a) illustrates the major gate current
contributions for a HFET.
GaN
AlGaN
s dg
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GaN
AlGaN
s dg
(b)
Figure 5.7: Transport mechanisms contributing to the gate current of the
HFET (a) and the MISHFET (b). For both device types, electrons propagate
from the gate either via the surface or the 2DEG. But for the MISHFET, the
propagation along the surface may be hindered by surface passivation and the
current along the 2DEG path may be reduced by the substitution of the Schottky
Barrier by the more effective MIS contact.
Impact of a dielectric layer on the interface resistivity
For a conventional HFET, the metal/semiconductor interface, i.e. the Schottky contact,
is the main gate-current limiting element. One of the main intentions of the MISHFET
is to replace the Schottky contact by a Metal-Insulator-Semiconductor (MIS) contact,
which is in general a much more effective way to reduce the gate-current.
But although the MIS-contact is in general more effective than the Schottky contact,
it nevertheless shows a certain conductivity which is based on various transport mech-
anisms. In the following, typical MIS-related mechanisms will be listed, some of them
having great similarity to Schottky-related processes as Schottky Emission and Field
Emission; others do not have a correspondent process in the Schottky-context. The
described mechanisms may depend upon each other, but a single one will dominate in
certain temperature and voltage ranges [135].
One of the basic transport mechanisms of a MIS-contact is the Schottky Emission, which
is very similar to the Thermionic Emission (TE) for Schottky barriers, i.e. carriers
gain the energy necessary to overcome the metal/insulator (V < 0V) or the insula-
tor/semiconductor barrier (V > 0V) from thermal excitation [134]. The higher the
band-offsets between insulator and semiconductor, the better the insulation, as was dis-
cussed above in section 4.2.
Field Emission (FE) in the context of MIS-devices describes either the ionization of
trapped electrons and subsequent tunneling into the conduction band or the direct tun-
neling of electrons from the metal into the insulator conduction band. The latter variant
is identical to the FE-process in the context of Schottky contacts. The FE shows the
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strongest dependence on the applied voltage and is essentially independent from tem-
perature.
Since a real MIS structure contains electronic states at the oxide/semiconductor interface
and within the insulator itself, state-related conduction mechanisms are likely. Frenkel-
Poole Emission is due to field-enhanced thermal excitation of trapped electrons into the
conduction band of the insulator. The formal expression is similar to that of the Schottky
Emission, only that the factor scaling the electric field in the exponent is twice as large
and that the barrier height ΦB denotes the energetic depth of the trap state relative to
the conduction band of the insulator.
Space charge limited current is observed if carriers are injected into the insulator whereas
there is not any compensating charge present in the insulator. The space charge limited
current scales with the square of the applied voltage. Ohmic conduction denotes the
conduction process where electrons proceed from one electronic state of the insulator
to another, to be observed at high temperatures and lower biases. Since the carriers
obtain their energy from thermic excitation this process is exponentially dependent on
the temperature. Ionic conduction is similar to a classical diffusion process.
Impact of a dielectric layer on the surface conductivity
As pointed out before, Field Emission tunneling and dislocation related current mecha-
nisms are held responsible for the current via the surface [101, 138]. A dielectric layer
can now impact the current transport in a twofold manner: In the first place, the Field
Emission tunneling is hindered by means of an effectively insulating MIS-contact, such
that fewer electrons pass the potential barrier and can contribute to the surface current.
Secondly, the surface current is mitigated because surface states are either “buried”, so
that electrons leaking from the gate can not be trapped, or because Si-atoms - in the case
of SiO2-passivation - replace the donor-like states during the deposition process [142].
In either case, the necessary conditions for a trap “hopping” conduction are not given.
Therefore, the incorporation of a dielectric layer may have a reducing impact on the
surface-related contribution of Ig.
5.3 DC Output Characteristic
The key figure to describe the DC output characteristic of a HFET is the drain current
that can be controlled mainly by the drain-source and the gate-source voltages. It also
depends on many other parameters, some of them being influenced by a dielectric layer
in case of a MISHFET. The aim of this section is to provide a model to explain the drain
current influencing parameters in general and to model the impact of the dielectric layer
on the output-current in particular.
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The conventional HFET
In the following, a simple and an advanced model to describe and predict the DC output
characteristic of a HFET will be derived. Both models are based on the following general
expression for the drain current (Id)
Id = Wg · q · ns · ν, (5.6)
where Wg is the gate width, ns is the 2DEG charge carrier concentration, and ν is the
2DEG charge carrier velocity. To derive the dependency of Id from Vds and Vgs, certain
assumptions need to be made concerning the dependence of ns and ν on Vds and Vgs.
Simple Model For a simple model, the assumptions concerning ns and ν are chosen
according to Thayne et al. [139]. The sheet carrier concentration is a function of the
gate-source voltage (Vgs) as already introduced in section 5.1 by equation 5.2. Assuming
that Cgs remains constant, ns is a linear function of Vgs for Vth 6 Vgs 6 0V:
ns(Vgs) =
Cgs
q · Lg ·Wg · (Vgs − Vth). (5.7)
With regard to ν, two cases were distinguished by Thayne et al. In the first case it was
assumed, that ν depends linearly on the absolute electric field (E), coupled by the low
field mobility of the 2DEG charge carriers (µ0), i.e. ν = µ0 ·E. Furthermore, a constant
electric field due to Vds is assumed along the 2DEG channel, i.e. E = Vds/Lg [139]. In the
second case it was assumed, that the 2DEG charge carriers have reached the saturation
velocity (νsat), thus ν = νsat [139]. Insertion of the formally expressed assumptions into
equation 5.6 yields expressions for the linear (equation 5.8) and the saturation region
(equation 5.9) of the DC output characteristic:
Id =
Cgs
Lg
· (Vgs − Vth) · µ0 · Vds
Lg
(5.8)
Id,sat =
Cgs
Lg
· (Vgs − Vth) · νsat. (5.9)
Differentiating the saturated drain current with respect to the gate-source voltage yields
the intrinsic transconductance (gm):
gm =
Cgs
Lg
· νsat. (5.10)
Advanced Model Compared to the simple model, Das [30] based a more advanced
model on similar but more demanding assumptions concerning ns. Here, ns not only
depends on the difference between gate-source and threshold voltage (Vgs−Vth), but also
on the electrical potential due to the drain-source voltage (V (x)), which adds to the total
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potential underneath the gate-electrode. As above, Cgs is assumed to remain constant
and ns can be expressed as
ns(x) =
Cgs
q · Lg ·Wg · (Vgs − Vth − V (x)) . (5.11)
With respect to the charge carrier velocity (ν), Das chose a non-linear relationship be-
tween ν and electrical field (E), utilizing the critical field Ec at which the carrier velocity
attains half of its saturation velocity given by νsat = µ0 · Ec:
ν =
µ0 · E
1 + E
Ec
, (5.12)
Insertion of equations 5.11 and 5.12 into the general equation for Id (equation5.6) and
integration of the expression over x results in an expressions for the linear regime (equa-
tion 5.13), and analyzing the maximum of Id yields an appropriate expression for the
saturation drain current (equation 5.14) (For a detailed derivation of the expressions for
Id refer to [30, p. 30]):
Id =
Cgs
Lg
(
(Vgs − Vth) · µ0 · Vds
Lg
− µ0 · V
2
ds
2Lg
)
·
(
1 +
Vds
Vc
)−1
(5.13)
Id,sat =
Cgs
Lg
· (Vgs − Vth − Vds,sat) · νsat, (5.14)
Vds,sat =
√
V 2c + 2Vc · (Vgs − Vth)− Vc, and (5.15)
Vc = Lg · Ec. (5.16)
Differentiating the saturated drain current with respect to the gate-source voltage yields
the intrinsic transconductance (gm):
gm =
Cgs
Lg
·
(
1−
(
1 + 2 · Vgs − Vth
Vc
)− 1
2
)
· νsat (5.17)
Parasitic resistances The above considerations were based on the assumption that
parasitic resistances could be neglected. One way to model the effects of the source (Rs)
and the drain resistance (Rd) is to substitute all occurrences of Vgs and Vds in the above
expressions by
Vgs = V
′
gs − IdRs, (5.18)
Vds = V
′
ds − Id · (Rs +Rd), (5.19)
where V ′gs and V
′
ds denote the voltages applied to the gate-source and the drain-source
contacts, respectively. Figure 5.8(a) illustrates the results of a matlab-routine solving
the system of equations 5.13, 5.18, and 5.19 numerically, utilizing common values for a
GaN/AlGaN HFET.
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From figure 5.8(a) it is apparent. that the parasitic source resistance (Rs) has major
impact on the output of a HFET device. The higher Rs, the lower the saturation drain
current (Id,sat), the less steep the slope of Id in the linear regime, and thus the higher the
drain source bias at which drain current saturates (Vds,sat). The parasitic drain resistance
(Rd) also impacts the output of a HFET device. The higher Rd, the less steep the Id-
slope in the linear regime, the higher Vds,sat at which the drain current saturates. In
contrast to the influence of Rs, Rd does not affect Id,sat. Obviously, the Id-reducing effect
of Rs has a negative impact on gm as well, as shown in figure 5.8(b).
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Figure 5.8: Influence of the drain and source resistances (Rd and Rs) on the
drain current and the knee voltage (Id, Vds,sat) (a) and the transconductance
(gm) (b). Rd > 0Ω does not impact Id,sat but increases Vds,sat, whereas Rs > 0Ω
decreases Id,sat and shifts Vds,sat. Rs > 0Ω lowers gm.
Besides the resistive parasitics, Cgs and Vth will also impact the output characteristic and
the transconductance of a HFET, as is shown in figures 5.9(a) and 5.9(b), respectively.
Output characteristics of real devices will deviate from the characteristic shown in fig-
ure 5.8(a) as the slope of Id in the saturation regime is negative, which is due to channel
heating effects [18]. Since it is not expected that a dielectric layer will impact this specific
aspect, it will not be treated in depth in the following course of discussion.
Impact of a dielectric layer on the drain current
Impact of the dielectric layer on sheet carrier concentration As discussed in
section 3.1, the formation of the 2DEG is due to the heterointerface and related physical
effects. Thus, a certain sheet carrier concentration (ns) is given in the 2DEG. Depending
on the conditions at the semiconductor surface, ns is subject of change. The surface
condition is mainly determined by electronic states. For instance, Wolter al. [146] found
AlGaN surface states with an activation energies of 2.84 eV and 3.25 eV. Ibbetson [53]
reported on 1.65 eV surface donors with a density of at least 1.1 · 1013 cm−2.
In the following, the impact of surface- and interface-states on the behavior of devices
based on GaN/AlGaN will be explained briefly. In particular, ionized N2-vacancy re-
lated deep donors play a dominant role in GaN/AlGaN-heterostructures. For instance,
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Figure 5.9: Influence of the gate-source capacitance and threshold voltage (Cgs
and Vth) on the drain current and the knee voltage (Id, Vds,sat) (a) and the
transconductance (gm) (b). A reduction of Cgs with correspondingly increased
Vth - as is the case for MISHFETs - increases both Id,sat and Vds,sat. A reduction
of Cgs with correspondingly increased Vth leads to a reduced gm, but gm does
not decrease exactly linearly with Cgs, an important fact concerning the RF
properties (fT ∝ gm/Cgs, see section 5.4).
Hasegawa [47] proposed continuously distributed surface states together with a deep
donor surface state located at around EC − 0.37 eV associated with nitrogen vacancies
(figure 5.5(b)).
Depending on their location, these states have different impact on the device-behavior:
if they are located in the AlGaN-layer near the free surface between the electrodes, these
states can trap electrons. As a consequence, the positive net charge at the free surface of
the GaN/AlGaN-heterostructure is partially compensated, thus the gate depletion region
extends to the drain-side and the source-resistance increases due to a decrease of charge
carrier concentration in the 2DEG regions between the electrodes. This mechanism has
similar effects as a reversely biased gate, thus it is also denoted as virtual gate. The
virtual gate mechanism also depends upon the frequency of applied gate-source-voltage
and causes the phenomenon of DC/RF-current-dispersion [142].
If the donor-like states are located in the AlGaN-layer below the gate and close to the
metal/AlGaN-interface, then electrons can also be trapped and the charge-balance is
changed in such a way that the charge carrier concentration in the active region of
the 2DEG decreases. Since these interface-states are caused e.g. by ion-bombardment
during gate-metallization, coating of the AlGaN-layer before metallization can prevent
the formation of traps [47].
Passivation can prevent the formation of a virtual gate, although the exact mechanism
is not entirely clear yet. It is suggested that either surface states are “buried”, so that
electrons leaking from the gate can not be trapped, or that Si-atoms - in the case of SiO2-
passivation - replace the donor-like states during the passivation process [142]. Also, a
suppression of carrier transport along the passivated surface might be taken into account
as an explanation. Therefore, the incorporation of a dielectric layer can have a significant
impact on ns, if it can be attributed a surface passivating effect.
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Figure 5.10: Surface state related effects. For a HFET, donor-like states near
the surface may trap electrons leaking from the gate. The electrons can propa-
gate along the surface towards the drain forming a surface current, and/or the
electrons contribute to the formation of a virtual gate as they reduce the sheet
carrier concentration in the 2DEG in the active and the access regions of the
device (a). For the MISHFET, the dielectric layer passivates the surface and
thus reduces the aforementioned effects (b).
Impact of the dielectric layer on the knee voltage
As seen before, the introduction of a dielectric layer results in an increase of Vth. Ac-
cording to equation 5.15, this will affect the drain-source voltage, at which the satu-
ration current will be reached. To get an idea, consider the following comparison: A
GaN/AlGaN HFET might have a Vth of −5V and a Vds,sat of 1V. According to equa-
tion 5.15 this results in a Vc of around 0, 125V. Using the same Vc-value for a MISHFET
with Vth = −10V, then the same formula yields a 46% increase in Vds,sat. Thus, the
impact of the insulation layer will have a serious impact on the Vds,sat-value, if the Vth-
increase is significant.
Impact of the dielectric layer on the transconductance
In a simple approach, a decrease in gate-source capacitance due to the introduction
of a dielectric layer impacts the transconductance in the same extend: according to
equation 5.10, a 50% decrease in Cgs results in a 50% decrease in gm.
But taking into account the more sophisticated expression 5.17, then it becomes apparent
that for HFET and MISHFET the transconductance is corrected by a factor smaller than
one, i.e. gm < Cgs/Lg · νsat. But due to the fact that V MISHFETth is in general greater than
V HFETth , the correction factor is greater for the MISHFET, thus the decrease in gm due
to the Cgs-decrease is partly compensated by the Vth-increase.
Figure 5.9(b) illustrates this effect: Compared to a HFET, a MISHFET with a Vth twice
as high and half the Cgs shows a gm which is only reduced by 46%. This finding will
become important, when the consequences of the dielectric layer will be discussed in the
context of RF properties in section 5.4.
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5.4 Small Signal Model
The previous sections introduced models aiming at the DC device behavior. In the
following, a small-signal model and related measures will be presented to enable the
investigation of RF frequency limits of HFETs and MISHFETs. Since the devices under
consideration are meant to be used in amplifier applications, the main interest is to have
measures that reflect the ability of the device to amplify the applied signals.
The conventional HFET
A commonly used model to investigate the RF device performance is the small signal
model which is able to describe and predict the behavior of the device if an alternating
voltage with an amplitude not exceeding the order of the thermal voltage (approximately
26mV at room-temperature) is applied. One way to determine the values of the model
elements is to perform S-parameter measurements (see appendix B.3). The measured
and derived values of the lumped elements of the equivalent circuit are valid only a) for
a distinct working point defined by the biasing conditions, i.e. Vgs and Vds, and b) for
the specific characteristic of the applied signal, in particular its oscillating frequency (f).
Figure 5.11 illustrates the equivalent circuit used hereafter.
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Figure 5.11: Equivalent circuit of the HFET and MISHFET to model the
small signal RF behavior. In particular, the model enables the quantitative
explanation of figures as cutoff frequency and maximum frequency of oscillation
in terms of lumped circuit elements, which can be extracted from S-parameter
measurements.
One measure of great importance in the context of this work is the short current gain,
i.e. the drain to gate current ratio with the output shorted, since the power delivered by
the device is proportional to the square of the output current. By means of the above
small-signal model and neglecting all elements but Cgs and gm, the following expression
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can be derived for the short current gain
Id
Ig
≈ gm
 2pif · Cgs . (5.20)
The frequency at which the short current gain becomes unity is defined as the cutoff
frequency (fT) and serves as an indicator for the frequency limit for the device operation
as a power amplifier. Derived from the simplified current gain in equation 5.20, fT is
proportional to gm and inversely proportional to Cgs:
fT ∝ gm
Cgs
. (5.21)
Taking into account the expressions for gm derived in section 5.3, fT can be related to
the saturation velocity of charge carriers in the 2DEG (νsat) the gate length (Lg), the
gate-source voltage (Vgs) and the threshold voltage (Vth):
ft ∝ νsat
Lg
, according equation 5.10, or (5.22)
∝ νsat
Lg
·
(
1−
(
1 + 2 · Vgs − Vth
Vc
)− 1
2
)
, according equation 5.17. (5.23)
A more accurate formulation for fT incorporating the parasitic capacitances and resis-
tances of the small-signal equivalent circuit model is given by
fT =
gm
(Cgs + Cgd)
· 1(
1 + Rd+Rs
Rds
)
+ Cgd gm · (Rd +Rs)
[139]. (5.24)
Another important measure utilized in this work is the maximum available gain (MAG),
which is defined as the forward power gain under optimum matching conditions at both
input and output [139]. The maximum frequency of operation (fmax) is the frequency
at which the MAG falls to unity. The formal expressions derived from the small signal
model for MAG and fmax are
MAG =
(
fT
f
)2
4Rs+Rg+Rgs
Rds
+ 4pi · fT · Cgd (2Rg +Rgs +Rs)
, and (5.25)
fmax =
fT√
4Rs+Rg+Rgs
Rds
+ 4pi · fT · Cgd (2Rg +Rgs +Rs)
. (5.26)
Impact of a dielectric layer on the cutoff frequency
From equation 5.21 it is known, that fT is proportional to νsat and inversely proportional
to Lg. Since Lg is of the order of some hundreds of nanometers, it does not (effectively)
change by the introduction of a dielectric layer of some tens of nanometers. Therefore,
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the only possibility for fT to change is due to a change in νsat. But per definition, the
saturation velocity can not be changed. It describes the fact, that the carrier velocity
has become field-independent because a certain electrical field has been exceeded (see
also section 3.1). In this sense, the saturation velocity would have to be treated as a
constant and would not be affected by any dielectric-layer-induced impact .
But two arguments open up the way to treat the velocity of carriers not as a constant in
the actual context: First of all, the concept of the saturated velocity originates from the
investigation of carrier transport problems in bulk material. But According to Schwierz
et al. little is known on the high field transport in GaN/AlGaN-2DEGs [125]. Secondly,
the electric fields in the 2DEG that result from the bias conditions used in this work
should not be classified as high-fields. For instance, a bias of 20V and a channel of
700 nm-length will result in an approximate electrical field of 300 kV/cm field far away
from high-field conditions (compare figure 3.3(a)). In conclusion, the velocity of the
2DEG-carriers that determines fT is not necessarily a constant. It can be well assumed
to be dependent on the electric field and the mobility, which is dependent from 2DEG-
properties as the sheet carrier concentration (ns).
Thus, an impact of the dielectric layer on mobility and the fT-determining velocity is
assumed to be possible. A potential mechanism is that the dielectric layer passivates
the surface, changes ns, therefore influences the carrier mobility, and finally impacts the
fT-determining velocity. But since it is not known whether an increase of ns enhances
carrier mobility (better screening) or reduces mobility (carrier scattering), a possible
passivation effect might both increase or decrease fT.
Another possible impact on the 2DEG charge carrier mobility is due to the screening of
the Coulomb interactions of the charged surface and the interface states by electrostatic
induction in the gate metallization of the MOSHFET as shown by Marso et al.[19].
They utilized channel-conductivity methods and time-delay evaluations to investigate
the influence of a 10 nm-thick SiO2 layer of a GaN/AlGaN MISHFET which revealed a
50% mobility and a 45% RF small-signal performance increase compared to a HFET.
Besides νsat and Lg, equation 5.23 offers another parameter to explain a possible impact
of the dielectric layer on fT: a change in threshold voltage (Vth). For devices with a
high Vth, as for SiO2-MISHFETs, the Vth-dependent factor correcting the νsat/Lg-ratio
will be closer to unity than for a device with smaller Vth. For a SiO2-MISHFET with
Vth = −10V, a higher fT will be observed than for a conventional HFET with Vth = −5V,
although this effect will not make up more than a few percent.
In addition to the Vth-related effect, equation 5.24 reveals that a higher gate-drain ca-
pacitance (Cgd) and increasing source and drain resistances (Rs and Rd, respectively)
will decrease fT. With regard to the capacitive parasitic, the introduction of a dielectric
layer increases Cgd, since the gate-drain capacitance due to the insulation layer (C
insul
gd )
can be modeled as an additional capacitance in parallel to the gate-drain capacitance of
the HFET (CHFETgd ), thus C
HFET
gd + C
insul
gd ≡ CMISHFETgd > CHFETgd . Therefore, capacitive
effects will reduce fT.
Concerning the resistive parasitics, the impact of the dielectric layer towards an increased
or decreased fT is not as obvious. Assuming that the dielectric layer passivates the
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surface and thus impacts the carrier concentration (ns) of the 2DEG-channel in the
access areas of the device, then it is not to say whether the mobility of carriers increases
(better shielding) or decreases (more scattering). Thus it is undecided at this point of
discussion, whether the dielectric layer evokes a change in Rs and Rd beneficial for an
increased fT.
In Summary, there is not a clear indication at this point of discussion, whether a dielectric
layer is obstructive or beneficial for an increase of fT. The fT-reducing increase of Cgd
may be reinforced or compensated by passivation-related effects - depending on the
specific material and structural parameters of the device.
Impact of the dielectric layer on the maximum frequency of os-
cillation
From equation 5.26 it is obvious, that fmax is mainly determined by fT, i.e. a MISHFET
showing improved fT-values compared to a HFET will reach higher fmax-values as well.
This general correspondence is affected to a certain but subordinate degree by parasitic
capacitances and resistances.
But with the strong dependence of fmax on fT, the difficulty to establish a definitive
prediction whether the MISHFET or the HFET will reveal superior fmax-results repli-
cates. The question whether a particular MISHFET possesses better RF-properties than
a conventional HFET will only be decided by the experiment. But although a thorough
prediction can not be offered due to the many uncertainties, the above discussion pro-
vides the knowledge and the fT- and fmax-affecting parameters to explain the results
gained from the experiments covered in part III of this thesis.
5.5 Large Signal Model
The HFETs and MISHFETs under consideration will serve as devices in high power,
high frequency amplifiers. Typical criteria to characterize a power amplifier are cen-
ter frequency and frequency bandwidth, transmission gain, output power, power added
efficiency, linearity, return loss, and operating temperature [23].
In this section, the influence of the insulation layer of a MISHFET will be modeled with
regard to the RF-power performance of the device. In the context of this work, output
power, gain, and PAE will be investigated mainly. Linearity, noise, and bandwidth
aspects will not be covered since the transistors treated in this work are not meant for
optimized low noise, high linearity, or broad band applications.
The conventional HFET
A simple amplifier stage consists of a transistor, the DC power supply circuits, the input-,
and the output matching networks. The DC conditions determine the operating point
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and the load line and thus serve as a means to adjust the characteristics of the amplifier
in terms of output power, linearity, and efficiency.
The various conditions are categorized into classes as illustrated in figure 5.12(a). The
classes A, B, AB, and C describe operational conditions where the transistor serves as a
controlled current source in an amplifier, high efficiency class E and class F amplifiers use
the transistors as a switch [23]. In a class A amplifier, the transistor is biased and driven
in a way that the complete swing of the output current is within the saturation region of
the transistor, thus the class A amplifier features the highest linearity in comparison to
other classes but has the drawback of low efficiency due to high DC power consumption.
(a) (b)
Figure 5.12: Categorization of amplifier operating classes depending on specific
load configurations [23] (a), illustration of the definition of the output power
(Pout) at 1 dB compression [23] (b).
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Output Power The output power of each amplifier stage is a function of the RF
drain current and the supply voltage. For power amplifiers, the output of the transistor
is matched to an optimum load resistance to provide maximum available output power.
In the DC characteristic of the transistor, the load can be depicted as a load line.
The output power increases as the input power is raised until it comes to the point of
saturation where the power gain begins to drop. A power amplifier is normally driven
to the beginning of the saturation, where the gain drops by 1 dB at the so-called 1 dB-
compression point and the efficiency is maximum (figure 5.12(b)).
For a class A driven transistor, the RF voltage swing along the load line is limited by
the knee voltage (Vds,sat) and the breakdown voltage (Vbreak). The drain current through
the load is maximum (Id = Id,sat) at the bias point where Vds = Vds,sat (figure 5.12(a)).
Thus, the RF output power of a device in class A operation can be estimated by the
following expression
PRFout =
1
8
· Id,sat · (Vbreak − Vds,sat). (5.27)
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Since the drain current (Id) is inversely proportional to the drain source distance (dds),
a short distance between the electrodes would be preferable with respect to Id,max. But
on the other hand, a small distance decreases Vbreak. To overcome this dilemma, the
Field-Plate technology can be applied.
Due to trap related effects, e.g. DC/RF dispersion, the RF power performance of the
device can be smaller than predicted from the DC measures. This is the reason why
large-signal measurements under matched conditions (see section B.4) are indispensable.
The phenomenon of DC/RF dispersion is closely related to surface states, as already
discussed in section 5.3.
A closely related and commonly used measure is the output power density (pout), which
is simply defined as Pout normalized to the gate width (Wg). It has to be noted, that for
devices with large Wg, pout is usually smaller than for devices with small Wg due to heat
dissipation issues.
Linearity Linearity is a strong requirement for power amplifiers [148, 23]. If this
requirement is not fulfilled, non-linearities can cause signal errors and perturbations
in the time-domain. In the frequency domain, non-linearities cause spectral regrowth
and lead to interferences of the adjacent bands, as depicted in figure 5.13(a). As a
consequence, power leaks to the harmonics and thus the output power and efficiency are
being reduced. Furthermore, safety margins need to be introduced between the frequency
bands, which reduces the bandwidth capacity. Last but not least, nonlinearities can
generate a DC component which modifies the DC bias point of the active device.
The power of the third order intermodulation products is proportional to the cube of
the input power whereas the output power of the fundamentals is linearly proportional
to the input power. The intercept point of the extrapolated fundamental and the third
order responses is called third order intercept point (IP3), which serves as an indication
for the operation becoming nonlinear as the input power increases - which is illustrated
in figure 5.13(b).
In a rough first-order approximation, a transconductance (gm) being constant over the
Vgs operating range implies linear amplification under RF conditions [69]. This enables a
rough comparison of devices in terms of linearity by means of a simple measure derived
from the DC characteristics.
Gain For a power amplifier, the Gain is defined as the ratio of input power level (PRFin )
to the output power level (PRFout ), usually expressed in (pseudo) units of dB:
Gain
dB
= 10 log
(
PRFin
PRFout
)
. (5.28)
To provide the required Gain, several amplifying stages are frequently needed. However,
the number of stages must be limited since parasitics, loss and noise generated in each
stage can affect the overall efficiency of the power amplifier. Thus, a high Gain per stage
is desirable. In some case, e.g. for the sake of bandwidth or stability, the specified Gain
of a stage is lower than the maximum obtainable gain [23].
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(a) (b)
Figure 5.13: Spectral regrowth as a frequency-domain effect due to non-
linearities, leading to output power reduction and a decrease of bandwidth ca-
pacity due to necessary safety margins [23] (a), illustration of the definition of
the third order intercept as a measure for linearity [23] (b).
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A trade-off between gain and output power exists regarding the decision on device size.
On the one hand, the output power increases with increasing device size due to the
increased maximum drain current. On the other hand, the gain decreases with increasing
device size due to the following reasons. Firstly, parasitics, gate resistance and source
inductance, become larger. Secondly, phase errors are not negligible in large devices, since
the geometry of the active area is not insignificantly small compared to the wavelength
of the signal propagating through it. Thirdly, in a large device with multiple gate fingers,
the thermal impedance is higher than in a device with only one finger due to the mutual
heating between adjacent channels.
Power-Added Efficiency In modern communications and radar applications, the RF
power amplifier may be the subsystem which consumes the biggest share of DC power,
Chalermwisutkul [23] states that in a typical UMTS base station, about 47% of the
power consumption is due to power amplifiers. Thus, the efficiency of DC to RF power
conversion is an important issue. This becomes even more evident if mobile or satellite
communications are considered where generation and/or storage of electrical energy is a
limiting issue. A further advantage of an efficient conversion from DC-power to a high
frequency signal is a the minimized heating of the amplifier. Thus, the cooling system
of the power amplifier can be designed in a simple, small, and cost-efficient way.
For an amplifying device at low frequencies, high levels of power gain can be observed.
Thus, the direct contribution of the RF input signal to the RF output power level can
be neglected. In this case, the drain efficiency defined as η = PRFout/P
DC is a sufficient
measure [23], where PDC includes the power associated with all the bias lines of the
amplifier. The theoretical drain efficiency of an ideal class A amplifier is 50%, and the
feasible value is between 30% and 40% [23].
But under RF conditions, the power gain is relatively low, and PRFin contributes to P
RF
out
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significantly. This can yield η ≥ 1, which shows that η apparently is not a meaningful
measure for energy conversion efficiency at high frequencies. Therefore, the power-added
efficiency (ηPAE) is defined as the ratio of the “added” RF power (P
RF
out − PRFin ) to PDC.
Lucyszyn [85] interprets the ηPAE as “the efficiency of the network to convert the input
DC power into the amount of the output RF power that is left over after the direct
contribution from the input RF power has been removed.”:
ηPAE =
PRFout − PRFin
PDC
. (5.29)
and can also be expressed in terms of the drain efficiency and the Gain:
ηPAE = η ·
(
1− 1
Gain
)
. (5.30)
In general, the efficiency depends on many parameters as frequency, temperature, input
drive level, load impedance, bias point, device geometry, and intrinsic device charac-
teristics. And one last aspect to mention in the context of ηPAE, amplifier circuits will
always have a lower ηPAE than transistor devices because matching networks and ensuring
stability will always reduce efficiency.
Impact of a dielectric layer on the output power
Chalermwisutkul [23] stated in 2007, that the introduction of a SiO2-insulation layer
will not only reduce the gate leakage current, but the power gain, the saturated output
power, linearity and stability are all improved compared to a normal HFET.
The simple expression 5.27 implies, that an increase of Id,max and Vbreak and a decrease of
Vknee increases Pout. The most important factor to increase Id in the actual context is the
increase of sheet carrier concentration (ns), which is given if a dielectric material with
passivating effect is chosen for a MISHFET. The knee voltage decreases with lower source
and drain resistances, a factor which can be also influenced by a passivating dielectric
layer. A third impact a passivating dielectric layer may have is due to a mitigation of the
DC/RF-dispersion. Refer to section 5.3 for further details on passivation, knee voltage
shift and DC/RF-dispersion.
Impact of a dielectric layer on the gain
In the context of this work, the dependence of the Gain on the input resistance is of
particular interest. To explain the effect of an increased input resistance on the Gain
qualitatively, consider the following model: Assuming devices with identical and constant
gm for Vth < Vgs < 0V and constant input resistances Rinput,1 and Rinput,2. The load line
of the devices is determined by external circuitry and is assumed identical and constant as
well. Furthermore it is assumed, that the RF power levels PRFin and P
RF
out are respectively
proportional to the DC figures (∆Vgs)
2/Rinput and ∆Id ·∆Vds (note, that in this model
the fact is neglected, that the input voltage is also determined by the input capacitance).
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If a signal with PRFin,1 is applied to the input of a (conventional) device, then the potential
difference at the input will vary in a certain range of ∆Vgs,1. At the output, a current in
the range ∆Id,1 will arise following Id = gm · Vgs. Since the load line is fixed, ∆Id,1 will
correspond with a voltage drop at the output of ∆Vds,1 = m ·∆Id,1, where m is the load
resistance. Thus, PRFout,1 is determined.
Now, if Rinput,2 is assumed to be higher than Rinput,1, then the same input power
PRFin,2 = P
RF
in,1 will correspond to a higher ∆Vgs,2. This will yield a higher ∆Id,2 under
the assumption that gm is constant for both devices (note, that if HFET and MISHFET
were to be compared, gm would differ. But in this case the difference would be overcom-
pensated by the difference between ∆Vgs,1 and ∆Vgs,2 due to the highly different input
resistances). Furthermore, since the load line is assumed identical, ∆Vds,2 increases as
well. Thus, by increasing Rinput a higher output power will result for an unchanged
PRFin . In other words, an increase in input resistance - as is the case for MISHFETs -
corresponds with a higher Gain. Figure 5.14 illustrates the proposed model.
Figure 5.14: Impact of a dielectric layer on the gain.
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Impact of a dielectric layer on the power added efficiency
According to equation 5.30, the ηPAE increases with increasing η and Gain. As has been
shown above, the introduction of a dielectric layer has beneficial impact on the Gain,
and due to the reduction of the input currents, PDC reduces, thus η increases. Therefore
it can be concluded that the ηPAE is increased for a MISHFET compared to a HFET.
Part III
Experiments, Results, and
Discussion
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In the previous part of this work, the fundamentals have been introduced that form the
theoretical basis to conduct and discuss experiments with GaN/AlGaN-based HFETs
incorporating dielectric layers to insulate the gate. This part will cover the experiments
themselves that aim at improving the conventional HFETs utilizing novel high-κ mate-
rials.
The first experiments performed at the IBN in the field of GaN-based MISHFETs aimed
at fabricating and characterizing MISHFETs utilizing a SiO2 layer as the gate dielectric.
This way an appropriate MISHFET-technology was established at the IBN on the one
hand, on the other hand results to serve as a benchmark for further experiments with
high-κ-based MISHFETs were gathered. The first experiment with SiO2-MISHFETs -
treated in section 6.1 - was designed as a comparative study to investigate the role of
passivation for the performance of MISHFETs.
Despite the convincing attributes of SiO2 as a gate dielectric, a severe disadvantage was
the loss of channel control due to the rather thick SiO2 layer. Therefore, the task was
to recover the channel control. One way to achieve this goal was to use a smaller SiO2
layer thickness, as described in section 6.2.
An alternative way to increase the channel control was to make use of high-κ material.
This way, the oxide thickness can be chosen far above the technological limits, and thus
insulating properties can be improved on the one hand, on the other hand, capacitance
comparable to the capacitance of thin SiO2 layers can be reached due to the high dielectric
constants.
The results of the first attempts to achieve electrically dense GdScO3 material to insulate
the gate electrode are presented in chapter 7. The chapter comprises an exemplary
experiment, which stands for the approach to vary the annealing temperature, and the
key experiment, dealing with post-deposition annealing in oxygen atmosphere.
Chapter 8 covers the first experiment with GdScO3 heterostructure diodes. The insu-
lating and dielectric properties of the diodes are discussed, issues related to electronic
states within the oxide film are investigated, and the effect of the insulating layer on the
2DEG properties are examined.
Encouraged by the results achieved with GdScO3 heterostructure diodes, the more com-
plex MISHFETs were fabricated utilizing GdScO3 for the dielectric layer. Chapter 9
treats this major experiment utilizing SiC substrates in detail.
To examine high-k materials other than GdScO3, MISHFETs were also fabricated with
HfO2 as the insulating layer. Chapter 10 summarizes the experiment performed. To
conclude the experimental part, a thorough comparison of the results achieved in the
experiments is presented in chapter 11 and the major findings are summarized in chap-
ter 12.
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Chapter 6
Silicon Dioxide Transistors
6.1 Passivation and Insulation
This chapter treats the first experiments with MISHFETs performed at the IBN utilizing
a SiO2 layer as the gate dielectric. During this experiment, an appropriate MISHFET-
technology was established at the IBN on the one hand, on the other hand the results were
planned to serve as a benchmark for further experiments with high-κ-based MISHFETs.
The experiment was designed as a comparative study to investigate the role of passiva-
tion for the performance of MISHFETs. In recent publications it was shown that MIS
structures are suitable to decrease the gate leakage current significantly [69, 14, 25, 1].
Another approach, namely the passivation of free semiconducting surfaces by means of
oxide and nitride layers, can be applied to suppress the gate current as well [44, 11]. Both
approaches show a vast similarity in technological respect. On the one hand, passivation
of HFETs involves covering the free semiconductor surface of the device with a thin
insulating layer. For Metal-Insulator-Semiconductor HFETs (MISHFET) on the other
hand, a layer of insulating material is not only deposited onto the free semiconducting
surface but also underneath the metallic gate electrode.
As pointed out in chapter 5, surface- and interface states have a significant influence on
the behavior of GaN/AlGaN-based devices. In this experiment, we aim at comparing
both the gate insulation and the passivation approach with respect to DC, RF and power
performance. In particular, we try to distinguish the impact of passivation effects on the
MISHFET behavior from effects that are due to the insulation of the gate.
Experiment
To investigate the contributions of the passivation of the free and the gated surfaces,
conventional and passivated HFETs and MISHFETs were processed. In addition, het-
erostructure diodes (HDiode), van der Pauw, and TLM patterns were fabricated si-
multaneously. The material structure of all devices consisted of 3µm GaN- and 30 nm
Al0.28Ga0.72N layers that have been grown on semi-insulating 4H − SiC substrate by
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LP−MOCVD. The processing involved the fabrication of Ti/Al/Ni/Au ohmic and
Ni/Au Schottky contacts and is documented in detail in appendix A.3.
The transistors had a gate length (Lg) between 0.3µm and 2µm, and the gate width
was either 100µm or 200µm. A two finger design was chosen. The source drain spacing
ranged from 2µm to 4µm. The areas of the square diodes were between 0.625 · 10−9 m2
and 40 · 10−9 m2, the electrode spacing was 5µm. Van der Pauw patterns had an active
area of (0.3mm)2.
A SiO2 layer of nominally 10 nm thickness was deposited by PECVD to fabricate the
passivated devices. Refer to appendix A.1 for details of SiO2 deposition. To prepare
the MIS devices, the same oxide thickness and deposition technology was chosen. The
deposited SiO2 was not treated any further. Figure 6.1 illustrates the three fabricated
device types.
GaN
AlGaN
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Figure 6.1: Structure of the conventional HFET (a), the SiO2-passivated HFET
(b), and the SiO2-MISHFET (c).
To characterize the devices, IV, CV, DC, S-parameter, Load-Pull, and Hall measure-
ments were performed, as described in appendix B.
Results and Discussion
Input Characteristic By means of CV measurements according to appendix B.2, the
gate source capacitance (Cgs) and the threshold voltage (Vth) of an unpassivated HDiode
was measured to be 2.7mF/m2 and −4.8V, respectively. The Cgs value and Vth values
for the passivated structure differed negligibly. For the MISHDiode, Cgs was half the
corresponding value of the unpassivated structures and Vth was found to be −10.8V.
Figure 6.2(a) illustrates the CV-measurement results for the three device types.
According to the definition given by equation 5.1, the nearly identical Cgs values mea-
sured for the unpassivated and the passivated HFET can be interpreted such that both
device types possess nearly identical abilities to control the properties of the channel -
which is not surprising, since the surface passivation does not impact the layer stack
underneath the gate. But the fact of nearly identical channel control abilities in com-
bination with the almost identical Vth values measured for both device types, means in
conclusion that the initial sheet carrier concentration in the active region of the device
is identical as well. That is a clear indication that a free surface passivation does not
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Figure 6.2: Input characteristic of SiO2-passivated, SiO2-insulated, and con-
ventional devices. The capacitance (Cp) vs. bias (V ) plot shows the influence
of passivation and insulation on the channel control capability (a), and the gate
current (Ig) vs. gate source bias (Vgs) reveals the current reducing contributions
of passivation and insulation (b). For CV measurements a square diode with
(100µm)2 was utilized. A transistor with 700 nm gate length and 200µm gate
width was used for IV measurements.
impact the properties of the 2DEG underneath the gate - without conflicting the possi-
bility that the 2DEG region underneath the passivated surface itself might be changed
due to passivation effects.
The situation for the MISHFET is different. Here, the Cgs value is significantly reduced,
which is in accordance with the model suggested in section 5.1, assuming that the SiO2
layer underneath the gate electrode and the AlGaN depletion region form a series of
capacitances. From the measured Cgs values for the HFET and the MISHFET and
knowing the AlGaN-layer thickness, an effective insulator thickness (dinsulCV ) of 12.8 nm
can be calculated for the MISHFET structure. Apparently, the suggested model is
suitable even for quantitative considerations, as the deviation of dinsulCV from the nominal
thickness of 10 nm is acceptably low. In the following, i.e. for the further discussion
of the actual experiment and also for all the following experiments of this thesis, the
insulator thickness calculated from the CV measurement results will be used for the
interpretation of results, referred to as the effective thickness.
Since the reduction of Cgs is equivalent with a reduced ability to deplete the 2DEG
channel with a given bias, a much higher Vgs is needed to pinch-off the MISHFET device,
which is well reflected by the more than doubled Vth value compared to the HFET case.
The fact that the reduction of Cgs by 50% does not exactly correspond a twofold Vth-
increase can be taken as an indication towards a higher sheet carrier concentration (ns)
in the active region of the device. This explanation is supported by Hall measurements
which yielded a 30% increase for ns for Hall-patterns with a MIS-structure compared
to conventional Hall-patterns. Bringing together the knowledge gained from the results
of the passivated HFET and the MISHFET one can conclude, that an increase of ns
due to passivation effects in the active region of the device can only be reached, if
the semiconducting surface underneath the gate is coated with a dielectric material -
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passivation of the free surfaces is not sufficient in this context.
To characterize the current-related aspect of the input characteristic, the gate current of
HFETs and MISHFETs with Lg = 700 nm andWg = 200µmwere measured according to
the methods outlined in appendix B.1. For unpassivated HFETs, a gate leakage current
(Ig) in the range of 1µA was measured. The corresponding value for passivated HFETs
was approximately one order of magnitude lower, and for the MISHFET it was around
three to four orders of magnitude smaller. Figure 6.2(b) displays the reverse gate current
of the three device types.
In section 5.2 it was suggested that both a gate current via the surface and a current
via the 2DEG channel contribute to the total gate current. The surface current is
due to an electron “hopping” along surface states [138], assuming an electronic state
distribution as in [47] (see figure 5.5(b)). The impact of SiO2 is either due to a “burying”
of surface states, such that electrons leaking from the gate can not be trapped, or due
to Si-atoms replacing the donor-like states during the passivation process [142]. For the
passivated HFET, the reduction of Ig can only be associated with the passivation of the
semiconductor surface, since the conditions underneath the gate electrode is unchanged.
Thus, SiO2-passivation of the surface limits the gate current by one order of magnitude.
For the MISHFET, the observed gate leakage reduction is significantly higher than for
the passivated HFET. Since the free semiconducting surfaces were coated with SiO2
the same way as for the passivated device it is reasonable to assume, that one order of
magnitude of the total current reduction is also due to the limitation of surface currents.
The remaining reduction of two to three orders of magnitude can be associated with the
substitution of the Schottky barrier by a more effective MIS structure [69]. Therefore it
can be concluded, that the current path through the Schottky barrier, the AlGaN layer,
and the 2DEG is the major contributor to the total gate current, and that the MIS-
concept offers an effective approach to limit not only this major current contribution but
also to reach an additional current-reducing effect by free surface passivation.
Output Characteristic To characterize the output characteristic of the devices, stan-
dard DC measurement methods as described in appendix B.1 were utilized. Applying
a gate source voltage (Vgs) of 1V, a maximum drain current (Id,max) of 0.66A/mm was
measured for the unpassivated HFET. For the passivated HFET and the MISHFET,
the Id,max values were 40% and 80% higher, respectively. The output characteristics are
illustrated in figure 6.3.
To further analyze the output characteristics, consider the plots in figure 6.4, where the
calculated transconductance (gm) and the conductance (gd) of the different device types
are illustrated. According to the data plotted in figure 6.4(a), the conventional HFET
has a maximum transconductance (gm,max) of 142mS/mm and pinches off at −4.8V.
The passivated HFET shows a 31% higher gm,max-value, the Vth-value is identical to that
of the reference device. The MISHFET shows a threshold voltage 2.4 times as high as
the reference device, its mean gm-value in the on-state was 33% lower than that of the
reference.
Following figure 6.4(b), the maximum conductance (gd,max) of the unpassivated device
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Figure 6.3: Output characteristic of a conventional HFET, a SiO2-passivated
HFET, and a SiO2 MISHFET. The drain current (Id) vs. drain source bias
(Vds) plot characterizes the DC output of a transistor in dependence on the gate
source voltage (Vgs) applied to the input. A transistor with 700 nm gate length
and 200µm gate width was used.
was 200mS/mm and the knee voltage (Vds,sat) was 7V. For the passivated device, gd,max
was 35% higher and Vds,sat identical to that of the reference. For the MISHFET, Vds,sat
was 57% higher, but gd,max was nearly identical compared to the unpassivated HFET.
The measurement results will be interpreted in the following, starting out with the
passivated HFET. As was already concluded from the CV measurement results, the
passivation of the free semiconductor surface does not directly impact the properties of
the 2DEG in the active region of the device. Consequently, the observed increase in
Id,max for the passivated HFET has to be induced by other factors than a change of the
ns · µ-factor in the 2DEG underneath the gate. One explanation for the Id,max-increase
is, that the passivation of the free surfaces has caused the ns ·µ-product to rise and thus
the source resistance (Rs) to reduce significantly. According to section 5.3, a reduced Rs
would result in an increased Id current and a higher gd,max (compare figure 5.8(a))- which
both is the case. The same argument of a reduced Rs explains the difference between the
gm,max-values of the passivated and the unpassivated devices: According to section 5.3,
a reduced Rs has a gm,max-reducing effect (compare figure 5.8(b)).
Drawing the attention to the MISHFET, the explanation of the measured output char-
acteristic is different to that of the passivated HFET. From CV and Hall measurements
it was already concluded, that the coating of the semiconductor surface underneath
the gate causes the sheet carrier concentration (ns) of the active region of the device
to rise significantly. The ns increase in the active region due to passivation is likely
the main reason for the drastic increase of Id,max. To explain the significant shift in
Vds,sat, it is again referred to section 5.3, where it was shown that a decrease in Cgs with
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Figure 6.4: Transconductance (gm) (a) and output conductance (gd) (b) of
a conventional HFET, a SiO2-passivated HFET, and a MISHFET with SiO2
insulation.
accompanying increase in Vth increases Id,sat slightly and shifts Vds,sat significantly (com-
pare figure 5.9(a)). The difference in gm,max between the conventional HFET and the
MISHFET can be explained mainly by the significantly higher Id-values reached for the
MISHFET, the non-linear dependence of gm from Cgs and Vth as discussed in section 5.3
should be of minor importance in this case. It remains to be noted, that the Rs/Rd-
decreasing passivation effect discussed in the context of the passivated device should also
be effective for the MISHFET. But contrary to the expectation, the experiment showed
nearly identical gd,max-values for the conventional HFET and the MISHFET. It remains
to be clarified, whether the Rs/Rd-decreasing effect was compensated by other impacts,
or if it was not existing for the MISHFET.
In Summary it can be stated, that the passivation of the semiconductor surface un-
derneath the gate electrode can yield a tremendous positive effect on Id, although the
accompanying increase of Vth and the decrease of Cgs shifts Vds,sat significantly.
Breakdown Measurements So far, the HFET and MISHFET devices were charac-
terized under moderate operational conditions. For instance, DC measurements were
conducted up to Vds = 20V at maximum. But due to the wide band gap of Gallium
Nitride, GaN-based transistors should be able to be operated at much higher voltages.
To give a rough indication whether the SiO2-insulated devices can compete with conven-
tional devices, breakdown measurements were conducted as described in section B.1.
For the conventional HFET, off-state breakdown voltages (V offbreak) were measured up to
70V, for the passivated HFET the best result achieved was around 40V, and measure-
ments with MISHFETs yielded V offbreak-values of 25V at best. Figure 6.5 plots the results
gained from breakdown measurements.
The measurement results for the conventional HFETs are in good accordance to results
achieved with HFETs fabricated at the IBN in recent years (Al2O3 substrates, compa-
rable GaN/AlGaN structure and geometry [59]) and to values predicted by literature,
assuming a defect charge density of 4 · 1012 cm−2 [121] (compare figure 5.5(a)). This is
6.1. PASSIVATION AND INSULATION 61
conventional
SiO2pass.
SiO2insul.
I d
[m
A
/
m
m
]
Vds [V]
0 20 40 60 80 100
0
0.2
0.4
0.6
0.8
1
Figure 6.5: Off-state breakdown voltage (V offbreak) of a conventional HFET, a
SiO2-passivated HFET, and a MISHFET with SiO2 insulation.
even more true since the HFETs were not optimized for high-voltage operation, e.g. by
applying the field plate technology.
The remarkable fact about this measurement series is, that the results for the devices in-
corporating SiO2 were so much behind the conventional HFET. The experiences gained
from other measurements, e.g. the (surface-) gate current reducing effect of the SiO2-
coating of the surface, legitimated the expectation, that the SiO2-devices should outper-
form the conventional HFET by far.
S-Parameter Measurements To study the RF behavior of the transistor devices,
S-parameter measurements were performed. Considering a particular Lg of 500 nm, the
cutoff frequency (fT) for unpassivated HFETs was determined to be 17.6GHz. For
passivated HFETs and for MISHFETs, fT was 14% and 27% higher, respectively. For
results gained from transistors with various gate lengths and for further details on the
operational conditions refer to figure 6.6(a).
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Figure 6.6: Small (a) and large signal characteristic (b) of a conventional, a
SiO2-passivated, and a SiO2-insulated transistor.
From the discussion concerning the impact of a dielectric layer on the RF small signal
properties in section 5.4 it is known, that a prediction whether the RF-figures of a
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MISHFET are superior to those of a conventional HFET is not feasible. Nevertheless,
the model can give an explanation for empirical results by discussing the impact of the
dielectric layer on carrier-mobility (µ), threshold voltage (Vth), gate-drain capacitance
(Cgd), and resistive parasitics (as Rd and Rs).
The fact that both passivated HFET and MISHFET show higher fT-values than the
conventional HFET can be explained by lower resistive parasitics due to a passivation of
the access regions. This is in accordance to the conclusions made previously in the context
of the DC measurements. Apparently, the resistance-reducing effect is stronger than the
disadvantageous effect of the Cgd-increase, which needs to be assumed for both device
types. The fact that the MISHFET shows even better fT-values than the passivated
device can be explained by a beneficial effect of the high Vth-value on the one hand, on
the other hand it might be due to the passivation of the semiconductor underneath the
gate which improves the carrier-mobility.
Load-Pull Measurements Large-signal power measurements were performed at a
frequency of 7GHz, and a Vgs of −2.5V and −7V for HFETs and MISHFETs, respec-
tively. For a drain source voltage (Vds) of 22V, the output power (Pout) of 3.1W/mm for
the unpassivated HFETs increased to 4.1W/mm for passivated HFETs. A Pout value of
6.2W/mm was measured for MISHFETs as illustrated in figure 6.6(b).
The increase in Pout for the passivated HFET can be explained as follows: On the one
hand it is caused by the already discussed increase of Id,max due to passivation. On the
other hand, it is likely caused by the mitigation of the virtual gate effect, thus reducing
the DC/RF dispersion phenomenon. Again, these explanations can be applied for the
MISHFET as well. But in addition, a passivation effect underneath the gate results in a
higher ns in the active region of the device, enabling a higher drain current. Thus, Pout
reaches even higher values than in the case of passivated HFETs.
Summary
This study demonstrated the superiority of MISHFETs compared to unpassivated and
passivated HFETs with regard to DC, RF, and power performance. We argue, that
the behavior of MISHFETs was not only governed by the gate current reducing effect
of the insulated gate but also by passivation effects, that have a beneficial influence on
the DC, RF, and power performance. Due to the additional SiO2 coating of the AlGaN
surface underneath the gate electrode, the total passivation effect for MISHFETs was
even stronger than the effect of conventionally passivated HFETs.
Considering the performance increase of a SiO2 MISHFET relative to the HFET, the
following can be stated in summary: The gate leakage current was three orders of mag-
nitude lower, the maximum drain current increased by around 80%, and the output
power nearly doubled. Despite the encouraging findings, the MISHFETs suffered from
a loss of channel control, i.e. the gate source voltage needed to be more than doubled
to pinch of the device. Furthermore, the surface treatment significantly reduced the
off-state breakdown voltage.
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6.2 Silicon Dioxide Insulator Thickness
The previous section 6.1 presented successfully fabricated SiO2 MISHFETs and the role
of passivation was distinguished from the role the gate insulation plays for the perfor-
mance of a MISHFET. It turned out that the SiO2 dielectric was favorable with respect
to many device properties. But the major drawback was the significant loss in channel
control.
One attempt to overcome this obstacle is to reduce the oxide layer thickness and thus to
improve the channel control capabilities, i.e. to increase the absolute threshold voltage to
pinch of the device, to increase the capacitance, and to improve the transconductance.
In this section, the consequences of reducing the SiO2 layer of a MISHFET to a few
nanometer thickness will be investigated.
Experiment
Since the actual experiment aimed at optimizing the MIS devices that were processed suc-
cessfully in the previous experiment, the parameters regarding device types, processing,
and geometry remained the same as in section 6.1. The material structure was different
though, all devices consisted of 20 nm Al0.28Ga0.72N layer and a 3 nm GaN cap layer that
have been grown on semi-insulating 4H − SiC substrate. The processing involved the
fabrication of Ti/Al/Ni/Au ohmic and Ni/Au Schottky contacts and is documented in
detail in appendix A.3.
The transistors had a gate length (Lg) between 0.3µm and 2µm, and the gate width
was either 100µm or 200µm. A two finger design was chosen. The source drain spacing
ranged from 2µm to 4µm. The areas of the square diodes were between 0.625 · 10−9 m2
and 40 · 10−9 m2, the electrode spacing was 5µm. Van der Pauw patterns had an active
area of (0.3mm)2.
For the MIS devices, plasma-enhanced chemical-vapor-deposition (PECVD) technology
was utilized to deposit SiO2 layers as was discussed in appendix A.1. The nominal
thicknesses of the insulating layers (dinsulPECVD) were 3 nm and 6 nm.
To characterize the devices, the standard characterization routine was performed, includ-
ing current-voltage (IV), capacitance-voltage (CV), standard output characterization
(DC), S-parameter, and Load-Pull measurements as described in section B.
Results and Discussion
Input Characteristic CV measurements were performed with heterostructure diodes.
The capacitance (Cp) of the conventional diode was 3.7mF/m
2. Taking the conventional
device as a reference, the Cp values of the MISHDiodes were 20% and 40% less for oxide
thicknesses of 3 nm and 6 nm, respectively. In terms of threshold voltage (Vth), a value of
−3.6V was identified for the conventional device, 14% and 72% higher absolute values
were found for the 3 nm and 6 nm SiO2 devices, respectively. The CV paths showed the
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typical capacitance drop as depicted in figure 6.7(a).
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Figure 6.7: Input characteristic of MISHFETs with varying SiO2 thickness:
Gate-source capacitance (Cp) versus applied bias (V ) (a) and gate current (Ig)
versus gate-source voltage (Vgs) (b).
According to equation 5.5 and assuming a dielectric constant of 3.9 for SiO2, the CV
results reveal that the effective thicknesses (dinsulCV ) of the SiO2 layers deviate slightly
from the nominal values (dinsulPECVD), i.e. 2.4 nm instead of 3 nm and 6.3 nm instead of
6 nm, respectively. The results show, that the model suggested in section 5.1 is very well
applicable. In the following, the dinsulCV -values extracted from CV measurements will be
used.
To explain the different Vth-values the model presented in section 5.1 can be used: the
thicker the oxide film, the higher the voltage that drops across the oxide, and thus the
voltage which effectively lifts the potential well above the fermi energy level is reduced
accordingly. Therefore, the thicker the insulator film, the higher the voltage that needs
to be applied to pinch-off the device.
The sheet carrier concentrations were computed from the CV measurement results ac-
cording to equation 5.2: For the conventional device, ns was 1.08 · 1013 cm2. For the
device with 3 nm thick SiO2 layer the value was 2% less, the device with the thicker
dielectric layer showed a 10% higher value. In combination with the results from the
previous section, where a ns increase of 15% for a 12.8 nm SiO2 layer was observed, it it
can be concluded, that the passivated effect of the SiO2 grows stronger with the increase
of oxide thickness.
To investigate the insulating properties of the oxide layers, the gate currents were mea-
sured by means of a low-current measurement setup (see appendix B.1). The maximum
reverse gate current (Irevmax) of the conventional HFET was 0.94µA at Vgs = −7V. For
both MISHFETs, Irevmax was around 2.7 orders of magnitude smaller with the same bias
being applied as in the conventional case. The maximum forward gate current (I forwmax )
was 0.33µA at a Vgs of 2V for the conventional device. For the two MIS devices, the
current was 2.9 orders of magnitude lower. Both SiO2 devices showed a smooth and
regular IV path with MIS characteristic as illustrated in figure 6.7(b).
The results imply, that the insulation property of SiO2 for negative biases as well as for
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positive voltages is independent on the layer thickness. But considering the fact that the
SiO2 layers were deposited by non-optimized PECVD-technology, uncertainties remain
whether the films were sufficiently homogeneous and the device-to-device variation were
sufficiently low. Therefore, the finding should not be overrated. Nevertheless, in com-
bination with the results gained from the previous experiment, where a reverse current
reduction of 3.5 orders of magnitude was achieved with a 12.8 nm thick SiO2-layer, the
general conclusion is legitimate that the resistivity of the SiO2 film increases with its
thickness.
Output Characteristic DC measurements were performed to study the impact of
the varying SiO2 layer thickness on the output characteristics of the MISHFETs. For
the conventional HFET, the maximum drain current (Id,max) obtained at Vgs = 1V was
0.71A/mm. The drain current of the 2.4 nm SiO2 MISHFET had an identical peak value
as the reference device. The device with the 6.3 nm SiO2 layer showed a Id,max which was
8% higher than the reference value. The output characteristics is presented in figure 6.8.
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Figure 6.8: Output characteristic of MISHFETs with varying SiO2 thickness.
From the measured Id-values the transconductance (gm) and the output conductance
(gd) were calculated. The maximum gm (gm,max) was 200.9mS/mm for the HFET. For
the MISHFETs, gm,max was 10% and 24% lower than the reference value for the 2.4 nm
and the 6.3 nm SiO2-thickness, respectively. For the conventional device, a threshold
voltage (Vth) of −4V was found, the corresponding absolute value of the 2.4 nm device
was 7.5% and that of the thicker layer device Vth was 67.5% higher. In figure 6.9(a) gm
is depicted as a function of Vgs.
The maximum output conductance (gd,max) of the conventional HFET was 315mS/mm
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and the zero-crossing of gd , i.e. the knee voltage (Vds,sat), was found at 4.5V. For
the MISHFETs, gd,max was evaluated to be smaller than for the HFET: −38.7% and
−32.6% for the 2.4 nm and for the 6.3 nm device, respectively. The knee voltages were
higher than the reference though, Vknee = 5V and 7V were determined for the 2.4 nm
and for the 6.3 nm device, respectively. See figure 6.9(b) for the plot of gd.
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Figure 6.9: Transconductance (gm) (a) and output conductance (gd) (b) of
SiO2 MISHFETs with varying insulator thickness.
As was already concluded from CV measurements, the 6.4 nm-thick SiO2-layer causes an
increase in carrier concentration (ns) of 10% due to the passivation of the semiconducting
surface underneath the gate electrode. This can be seen as the likely cause for the
increased Id,max-value. On the other hand, the thin SiO2 layer could not attributed a
passivation effects from CV measurements, which corresponds well with the Id,max-value
nearly identical to the reference value. Obviously, the SiO2 layer needs to exceed a
certain thickness to result in a passivation effect. In the context of the findings from
section 6.1 - where a significant Id increase was achieved with a 12.4 nm SiO2-layer -
the actual results suggest the tendency of increasing drain currents with increasing SiO2
layer thicknesses.
Drawing the attention towards the output conductance, then it becomes apparent that
the gd,max-values of both SiO2 devices were significantly lower than that of the conven-
tional device. This fact can be explained by a higher drain resistance (Rd), but it is not
likely to be induced by a increased source resistance (Rs): Assuming identical ns-values
for the conventional and the 2.4 nm-SiO2 device, then a higher Rs-value would yield -
according to figure 5.8(a) - a smaller drain current, which is not the case. The question
remains whether the increase of Rd is a result of the SiO2-coating of the free semicon-
ductor surface. Since a similar effect has not been observed in the previous experiment
(section 6.1) and because it does not seem likely, that the free surface passivation solely
impacts Rd without affecting Rs, the Rd increase is assumed to be due to processing-
imperfections, i.e. a random piece-to-piece variation of the gate-drain distance.
S-Parameter Measurements To characterize the RF small signal characteristics of
the devices in question, S-parameter measurements were performed as described in ap-
pendix B.3. The cutoff frequency (fT) and maximum frequency of oscillation (fmax) were
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then calculated for devices with a gate length of 700 nm. The Vgs/Vds working points
considered for the different device types and the fT and fmax values are listed in table 6.2
(the fT-results gained from the former experiment is added to the table). Figures 6.10(a)
and 6.10(b) illustrate the measured data for fT and fmax, respectively.
device type SiO2 thickness Vgs Vds fT fmax
HFET - −2V 20V 19.5GHz 36.5GHz
MISHFET 2.4 nm −2.5V 20V +18% +26%
MISHFET 6.3 nm −3V 20V +30% +10%
MISHFET 12.4 nm −7V 20V +27% n.a.
Table 6.1: Working points for the extraction of cut-off frequency (fT) and
frequency of oscillation (fmax) of HFET and SiO2-MISHFETs with Lg = 700nm.
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Figure 6.10: Cutoff frequency (fT) (a) and maximum frequency of oscillation
(fmax) (b) for conventional HFET and SiO2 MISHFETs with Lg = 700nm.
As was already observed in the previous experiment, fT shows improved values for the
MISHFETs compared to the conventional device: In section 6.1 is was argued that the
improvement is due to a lowering of the resistive parasitics (which over-compensates the
disadvantageous effect of an increased Cgd due to the additional SiO2-layer) and due
to an increase of the mobility of carriers of the two-dimensional electron gas (2DEG).
From the actual measurements a further conclusion can be drawn: Since for the actual
devices the resistive parasitics of the SiO2-devices are higher than for the conventional
device (see paragraph “Output Characteristics”), the first reason is not applicable for the
actual case. Thus, the main reason for the increased fT-values should be an improved
carrier mobility caused by the passivation of the semiconductor surface of the active
region. Furthermore, this effect becomes stronger the thicker the SiO2-layer is. But this
tendency is likely to be limited to certain thickness-intervals, considering the fact that the
devices with 6.3 nm and 12.4 nm SiO2-thickness both yield comparable fT-improvements.
To explain the superior fmax performance of the SiO2-device with the thin insulation
layer, the gate-drain capacitance (Cgd) might make the difference. Taking a look at
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equation 5.26 it shows, that a decreasing Cgd-value increases fmax. Since the additional
SiO2-induced capacitance is proportional to the layer thickness, the total Cgd-value will
be smaller for a thin SiO2 layer. But although Cgd has been identified as a possible
reason for the superior fmax performance of the 2.4 nm-device, it has to be noted that
due to the many fmax-influencing parameters the above reasoning needs to be handled
with care and must not be overrated.
Load-Pull Measurements To characterize the RF large signal behavior, the output
power (Pout), gain (Gain), and power added efficiency (ηPAE) were extracted from Load-
Pull measurements. While performing the measurements it showed, that the fabricated
devices were still at a premature level - many MISHFETs broke under moderate input
power levels and the power sweeps could not be performed such that commonly used
figures of merit, e.g. output power at 1 dB compression, could be measured. Nevertheless,
for devices with a gate length of 700 nm comparable results were measured and are
presented in figure 6.11. The bias conditions were set to Vds = 20V and Vgs = −3V,
the oscillating frequency was 7.5GHz. The maximum Pout for the conventional HFET
was 22.5 dBm. Over the whole Pin-range, the Pout-values of the SiO2 MISHFETs were
between 2 dB and 2.5 dBm higher. All devices showed similar ηPAE-values.
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Figure 6.11: RF power performance of MISHFETs with varying SiO2 thickness
relative to a conventional HFET.
Despite the difficulties during measurements, the results give a clear indication that
SiO2-MISHFETs deliver a higher Pout-level at a given Pin - which is in accordance with
results achieved in the previous experiment, where a MISHFET with 12.4 nm thick SiO2-
insulation reached Pout-levels twice as good as a conventional HFET. The increase in
RF power performance is likely due to the increase in Id (passivation effects) and the
mitigation of the DC/RF-dispersion.
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Summary
As expected, scaling down the SiO2 thickness increased the total capacitance and the
absolute Vth value, thus the ability to control the 2DEG channel improved. It is inter-
esting to note that a minimum SiO2 thickness was necessary to yield passivation effects.
Below that limit, the SiO2 gate insulation was even counterproductive regarding the DC
performance. The SiO2 coating of the free surfaces increased the drain and/or source
resistances. Nevertheless, the SiO2 MISHFETs showed superior RF properties compared
to the conventional devices. It also showed that the insulation of the gate improved the
RF power performance, e.g. Pout increased up to 2.7 dB.
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6.3 Comparison with Silicon Nitride related Exper-
iments
In the following, the results presented in the previous sections will be compared with
experiments with Si3N4 devices. The relative dielectric constant (r) of Si3N4 and SiO2
is 7 and 3.9, respectively. The band gap (Eg) of Si3N4 and SiO2 is 5.3 eV and 9 eV,
respectively. In a rough first order estimate these figures imply that Si3N4 offers a better
channel control due to a higher gate-source capacitance, but SiO2 should provide better
insulation properties. This section is divided into subsections dealing with passivated
and gate-insulated devices.
Passivated Devices
To compare the SiO2-passivated devices discussed in section 6.1, results from former
experiments conducted at the IBN will be utilized because of similar layer structure,
device geometry, and fabrication technology: Be´rnat et al. fabricated Si3N4-passivated
GaN/AlGaN heterostructures on SiC substrates with a 150 nm thick passivation layer [19,
18], deposited by PECVD, and Javorka et al. investigated the impact of a 100 nm thick
Si3N4 passivation layer on the DC and RF performance of GaN/AlGaN HFETs on Si
substrates, here the PECVD deposition technology was utilized as well [61, 59].
2DEG Properties For SiO2-passivated HFETs, as described in detail in section 6.1, a
30% increase in sheet carrier concentration (ns) was found for SiO2-coated Van-der-Pauw
patterns relative to conventional patterns. To compare the Hall measurement data of
SiO2-coated devices with those gained from Si3N4 devices, the available data concerning
ns, the mobility of sheet carrier (µ), and sheet resistivity (Rs) are listed in table 6.3.
dielectric material substrate ∆ns ∆µ ∆Rs data-source
SiO2 SiC +30% −12% −13% section 6.1
Si3N4 SiC +27% −14% −8% [18]
Si3N4 SiC +20% −9% −9% [19]
Si3N4 Si +28% −6% −17% [19, 59]
Table 6.2: Impact of SiO2- and Si3N4-passivation on sheet carrier concentration
(ns), sheet carrier mobility (µ), and sheet resistivity (Rs), extracted from Hall
measurement results.
Apparently, the relative differences in ns, µ, and Rs for SiO2- and Si3N4-coated Van-der-
Pauw patterns are of comparable size. Knowing from experience that Hall measurements
are commonly accompanied with certain measurement inaccuracies and variation over
time, it can be stated that a SiO2-coating of a free AlGaN surface impacts the 2DEG
properties ns, µ, and Rs nearly the same way.
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Threshold Shift As presented in section 6.1, SiO2-passivation does not cause any shift
of the threshold voltage (Vth). Deviating from this finding, Be´rnat et al. [18] and Javorka
et al. [59] reported a 6% and 12% shift of the threshold voltage (Vth) to more negative
values after Si3N4-passivation, respectively.
The difference in Vth was explained by the authors as a consequence of an increased sheet
carrier concentration in the channel underneath the gate electrode. Contrary to this ex-
planation it was concluded in section 6.1, that SiO2-passivation of the region between
Schottky and ohmic contacts does not affect the properties of the 2DEG properties un-
derneath the gate-electrode, since neither the gate-source capacitance nor the threshold
voltage has changed.
To the author it seems plausible that the argument used in the context of SiO2-passivation
should be applicable for the Si3N4-case as well. In other words, there is not any reason to
believe that the Si3N4-coating of the free AlGaN surface impacts the pinch-off properties
of a HFET with a gate-electrode with a length of some hundreds of nanometers.
To resolve the difficulty consider the definition of threshold voltage, which is the gate-
source voltage (Vgs) at which the 2DEG channel is pinched-off and the drain current
(Id) practically becomes 0A. From experimental data, Vth can be extracted either from
the Cgs-Vgs-, the gm-Vgs-, or the Id-Vgs-plot. A closer look at the Id-Vgs-plots in [18, 59]
reveals, that for the Si3N4-passivated and the conventional HFETs the drain current
reaches 0A at nearly the same Vgs-value. Thus, the reported Vth shifts of 6% and 12%
appear not to by valid. Therefore, the presented explanation of Si3N4 influencing the
2DEG properties underneath the gate is apparently not legitimate.
Gate Current In section 6.1 it was found, that SiO2-passivation reduces the reverse
gate leakage current (Ig) by around one order of magnitude. From former experiments
with Si3N4 it is known that the gate leakage currents of Si3N4-passivated samples either
do not differ [59] or differ only slightly [18] from those measured on unpassivated samples.
Thus it can be concluded, that SiO2 is more appropriate to mitigate the surface current
by either “burying” surface states such that electrons leaking from the gate can not
be trapped, or due to Si-atoms replacing the donor-like states during the passivation
process [142].
DC The experiment described in section 6.1 revealed that the SiO2-passivated HFET
shows a 40% increase of the maximum drain current (Id,max) compared to its conven-
tional counterpart. For Si3N4-passivated HFETs, coating of the free surface increases
the maximum drain current (Id,max) as well. For instance, Si3N4-passivated HFETs
by Be´rnat et al. had a maximum drain current (Id,max) of 0.94A/mm, which was
34% higher than the conventional HFET [18]. On the other hand, experiments con-
ducted by Javorka et al. yielded a Id increase by 51% for Si3N4-passivated HFETs with
Id,max = 0.68A/mm [61, 59].
Apparently, SiO2- and Si3N4-passivated devices show an Id increase of some tens of per-
cent. It is interesting to note, that for each experiment the relative change of Id between
conventional and passivated HFET is significantly higher than the relative change of
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sheet resistivity, which was extracted from Hall measurements as listed in table 6.3. In
this respect, the statement “The improved properties of 2DEG after Si3N4 passivation
resulted in improved DC HEMT properties” [18] is not wrong, but a more differentiated
explanation might improve the understanding of the Id-increase for both the SiO2- and
the Si3N4-case.
The free surface passivation affects the properties of the 2DEG between the gate- and
ohmic-contacts. In particular, the source resistance decreases (see table 6.3). It is known
from section 5.3, that a decrease of the source resistance not only increases the output
transconductance (gd), but also increases Id. In this sense, the Rs-decrease of 13% for
the SiO2-passivated HFET is partially responsible for the 40% Id-increase. So is the
17% Rs-decrease partially responsible for the 51% Id-increase of the Si3N4-passivated
HFET in [61, 59]. It remains to be clarified though, which mechanism is responsible for
the remaining Id-increase in either case.
RF For a SiO2-passivated HFET with a gate-length (Lg) of 500 nm the cutoff frequency
(fT) was 14% higher than that of a conventional HFET with fT = 17.6GHz. As an
example for RF-performance figures reported on Si3N4-passivated devices consider a
65% increase from 17GHz to 28GHz achieved by Javorka et al. [61].
According to the models presented in section 5.4, an improvement of fT can be due to
an increase in gm, a decrease in Cgs and/or Cgd and a decrease in resistive parasitics.
For both the SiO2- and the Si3N4-passivated devices Cgs will be the same for passivated
and conventional devices. The change in Cgd due to the 100 nm thick Si3N4 layer is too
small to have an effect on fT, so does the 12.4 nm SiO2-layer. The obvious reason for the
fT-increase of the SiO2-device is the gm-improvement of comparable order. For the Si3N4-
passivated device though, the 20%-increase in gm does not seem sufficient as explanation
of the 65%-improvement in fT. Therefore, the data reported in [61] state that Si3N4-
passivated devices reach better RF performance than SiO2-passivated devices, but this
finding has to be treated with caution due to the lacking explanation of the fT-increase
in [61] and considering the results reported in [18], where only a marginal increase of fT
was reported for Si3N4-passivated devices.
Load Pull For SiO2-passivated HFETs, an output power density of 4.1W/mm was
found at Vds = 22V and f = 7GHz, corresponding an improvement relative to a conven-
tional HFET of 32%. For Si3N4-passivated devices, comparable results were reported
as follows: Be´rnat et al. achieved an 88% increase from 3.81W/mm to 7.16W/mm at
Vds = 27V and f = 7GHz. According to the author, this improvement is mainly due to
the improvement of the DC behavior [18]. Other authors report improvements of com-
parable order. For instance, Green et al. state that the addition of a Si3N4 passivation
layer to undoped GaN/AlGaN HFETs increases the saturated power density by up to
100% to 4W/mm at 4GHz [44]. An increase of breakdown voltage by 25% and the
mitigation of DC/RF-dispersion are seen as the main reasons for the increase.
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Insulated Devices
In the following, the performance of SiO2-insulated devices discussed in section 6.1
and 6.2 will be compared to GaN/AlGaN MISHFET using Si3N4 as a gate insulator.
The results chosen for comparison were reported by Ochiai et al. [112] and by Adivara-
han et al. [1]. Ochiai et al. fabricated a GaN/AlGaN MISHFET with a n-doped layer
structure on sapphire substrate according to a technology well comparable to the one
used throughout this work. The 10 nm thick Si3N4-layer was deposited by ECR sputter-
ing. Adivarahan et al. chose an unintentionally doped GaN/AlGaN layer structure on
SiC-substrate and deposited a 8 nm thick Si3N4-layer by PECVD. Again, the technology
applied is comparable to the one used to fabricate the SiO2-MISHFETs.
Threshold Voltage In section 6.1, a MISHFET with SiO2-insulation was presented
with a threshold voltage (Vth) of −10.8V, which was 125% higher than that of a conven-
tional HFET. The shift of Vth was due to the additional dielectric layer (d
insul = 12.8 nm,
r = 3.9) causing the gate-source capacitance to drop by −50%, and a 80% higher drain
current. Ochiai et al. reported on a Si3N4-insulated MISHFET with a Vth shift of +150%
relative to the conventional reference device with Vth = −2V [112]. Here, the Vth-shift
was due to the additional layer (dinsul = 10 nm, r = 7) and an 20% increased drain
current.
From the available figures it can be concluded, that the SiO2-MISHFET provides better
channel control abilities, since the Vth-loss is smaller than for the Si3N4-device although
the dielectric is thicker, the relative dielectric constant is lower, and the drain current to
control is higher.
Gate current For the SiO2-MISHFETs presented in the previous sections, gate cur-
rents (Ig) slightly above 100 pA were measured, being 3 to 4 orders of magnitude lower
than the gate currents of a conventional HFET. In comparison, the gate leakage currents
reported by Ochiai were about three orders of magnitude lower compared to Ig of the
conventional GaN/AlGaN HFETs [112]. The gate-leakage currents of Si3N4-MISHFETs
presented by Adivarahan et al. [1] were well below 100 pA at gate bias values from −10V
to +8V, i.e. the MISHFET gate-leakage current is 5 orders of magnitude lower than
that of a conventional HFET.
The comparison of the available empirical data reveals the potential for further Ig-
reductions of SiO2-MISHFETs: due to the wider band gap and also the greater con-
duction band offset of SiO2, even more effective mitigation of the gate current than for
Si3N4-MISHFETs should be feasible (see section 4.2).
RF In section 6.2, the cutoff frequency (fT) and maximum frequency of oscillation
(fmax) of a series of SiO2-MISHFETs of different insulator thicknesses were presented.
The improvements for fT and fmax relative to a conventional HFET were up to 30%and
26%, respectively. Contrary to these findings, Adivarahan et al. reported on Si3N4-
MISHFETs with only similar RF performance compared to those of regular III-N HFETs.
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For instance, for devices with Lg = 250 nm, an intrinsic cutoff frequency of 63GHz for
both the HFET and the MISHFET was determined [1]. Since further details regarding
the Si3N4-devices are not available, the reasons for the superior small signal performance
of the SiO2-MISHFETs remains to be clarified.
Load Pull The output power (Pout) of the SiO2-MISHFET presented in section 6.1
was 6.2W/mm at a drain-source voltage of 22V at 7GHz and reached a twofold value
compared to the conventional HFET. By Adivarahan et al. a Si3N4-device was reported
with an output RF power of around 6W/mm at 40V drain bias within a frequency range
of 2 to 26GHz. This power performance was 3 dB higher than that from HFET of the
same geometry [1].
Although a comparison of the devices in question is difficult due to the different parame-
ter sets used, the available data give a first indication that SiO2 is at least as suitable for
MISHFET as Si3N4. Apparently, the gate-insulation by means of either SiO2 or Si3N4
seems equally appropriate to increase the output power performance significantly.
Summary
The passivation of free AlGaN surfaces of heterostructure devices with SiO2 and Si3N4
(both utilizing PECVD-technology), causes comparable changes in ns and µ such that
in either case Rs is reduced by approximately 10 to 20%. Also, for SiO2- and Si3N4-
passivated devices, neither Vth nor Cgs is changed. Concerning the gate current, SiO2 has
proven to mitigate the surface current by one order of magnitude, whereas Si3N4 is not ef-
fective as a current-reducing means. For both dielectrics in question the DC output char-
acteristic is improved, Id rises for instance by 40 to 50%. Regarding the RF-performance
the circumstances are not quite clear: Although a significant fT-improvement for Si3N4-
passivated devices was reported, other experiments led to contrary conclusions - stating
that the passivation with Si3N4 only marginally increases fT. For SiO2-passivated de-
vices though, a moderate and plausible improvement of 14% could be reached. In terms
of RF power performance, a final conclusion is difficult due to the varying experimental
parameter sets used. But here, a tendency in favor of Si3N4 is obvious.
Utilizing SiO2 as gate-insulation appears to be beneficial in terms of better channel
control: even though Si3N4 has a higher relative dielectric constant and even though the
Si3N4-layer was significantly thinner, the gate-source voltage to be applied to pinch-off the
SiO2-device was (relatively) smaller but enabled to shut off a much higher drain current.
Regarding the gate current reducing effect, the available data showed Si3N4-MISHFETs
to be more effective - although band gap and conduction band offsets legitimate the
opposite expectation. Nevertheless, the results show that it is reasonable to assume that
the gate-currents can be further reduced by optimizing the SiO2-technology. In terms
of RF small signal figures, the comparison showed the superior performance of SiO2-
MISHFETs: Here, a significant increase of up to 30% and 26% could be achieved for
fT and fmax, respectively, whereas for Si3N4 the RF figures of merit remained nearly
unchanged. Concerning the RF power performance, one has to cope with the same
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difficulty as for the passivated devices: the configurations and parameter sets of the
available experiments differed widely and a comparison is hardly possible. But it appears
that both dielectric materials open up the possibility to increase the output power by
approximately 3 dB at frequencies around 7GHz and moderate drain-source voltages.
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Chapter 7
Post-Deposition Annealing of
Gadolinium Scandate
In the previous chapter, encouraging results with SiO2 MISHFETs have been presented.
It was shown that the approach to insulate the gate electrode has the potential to out-
perform conventional and passivated devices of similar structure and geometry. But it
was also revealed that at least for dielectrics with a low dielectric constant, as is the
case for SiO2, the ability to control the 2DEG properties by means of the field effect is
weakened significantly. And it was shown that the approach to use less than 10 nm thick
SiO2 layers is not appropriate to circumvent the above difficulty.
The substitution of SiO2 by high-κGdScO3 is the method of choice to improve the control
of the channel properties on the one hand, and to realize the advantages observable for
SiO2 MISHFETs, namely the improvement of DC, RF, and RF-power performance,
on the other hand. But before starting to fabricate GdScO3 MISHFETs, preliminary
experiments had to be conducted aiming at the optimization of the specific annealing
conditions after GdScO3 deposition.
It is known from literature, that post-deposition annealing of rare-earth oxides can in-
crease the structural density and permittivity of the material, and it can contribute to
a reduction of the CV hysteresis [83]. The first attempts to incorporate GdScO3 into
GaN/AlGaN devices at the IBN showed, that annealing is not only an issue to further
increase certain properties. In fact, neglecting the annealing issue ends up with devices
which are hardly improved or even worse compared to conventional devices. Only if the
optimum annealing parameters are known, the devices can benefit from the insulating
and dielectric properties attributed to GdScO3.
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7.1 Variation of Annealing Temperature
From the many experiments conducted, two trials to find the optimal annealing routine
will be presented in the following. The first experiment discussed in this section repre-
sents attempts to optimize the annealing process by varying the annealing temperature.
In the subsequent section 7.2, the influence of utilizing an oxygen (O2) atmosphere will
be investigated. The findings will then be used in the subsequent chapters dealing with
the performance of GdScO3 heterojunction diodes (HDiode) and MISHFETs.
Experiment
The HDiodes were fabricated utilizing metal-organic vapor-phase epitaxy (MOVPE)
grown GaN/AlGaN material on Al2O3 substrate. The AlGaN layer had a nominal thick-
ness of 30 nm. The processing of the HDiodes started with a first optical lithography
step defining the ohmic contacts. The ohmic contacts consisted of a Ti/Al/Ni/Au stack
annealed at 900 ◦C for 30 s. The ohmic contacts covered the entire surface except for
round openings dedicated to host the Schottky contacts. The Schottky contacts were
defined by a second lithography step and were either 9.85 · 10−9 m2 or 2.46 · 10−9 m2 in
size and consisted of a Ni/Au material stack. The spacing between the Ohmic and the
Schottky contact was 5µm.
To fabricate MISHDiodes, a GdScO3 layer was deposited by electron beam evaporation
(EBE) prior to the processing of the Schottky contact as described in appendix A.1.
Figure 7.1 illustrates the EBE setup and thicknesses (dinsulEBE) and annealing parameters
used are listed in table 7.1.
Figure 7.1: Electron-beam evaporation setup (provided by M. Roeckerath).
The HDiodes were characterized electrically by capacitance-voltage (CV) and current-
voltage (IV) measurements as described in appendices B.1 and B.2.
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Sample ID GdScO3 thickness (d
insul
EBE) annealing parameters
1068-16 (reference) 0 nm no annealing
1068-15 10 nm 10min@400 ◦C
1068-14 10 nm 10min@500 ◦C
1068-13 20 nm 10min@500 ◦C
Table 7.1: Parameters of GdScO3 deposition and annealing to fabricate
HDiodes on Al2O3 substrate.
Results and Discussion
First of all, the diode characteristics were measured by CV measurements. The resulting
CV plots are illustrated in figure 7.2(a) and the main quantities are listed in table 7.2.
The sheet carrier concentration (ns) and the effective insulator thickness (d
insul
CV ) were
calculated from the given Cp values according to equation 5.2.
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Figure 7.2: Influence of post-deposition annealing temperature on dielectric
properties (a) and insulation (b) of GdScO3 HDiodes. Results show that anneal-
ing at varying temperature did not improve the insulating properties significantly.
The size of the Schottky contacts was 9.85 · 10−9 m2 (a) and 2.46 · 10−9 m2 (b).
Apparently, for all MISHDiodes the effective thickness dinsulCV of the GdScO3 layer deviates
strongly from the nominal value dinsulEBE. But what is more important is the fact, that
the ratio between the thickness extracted from the Cp values (d
insul
CV ) and the nominal
thickness (dinsulEBE) is the same for the 10 nm and 20 nm samples which were both annealed
at 500 ◦C, and that dinsulCV /d
insul
EBE is higher for the samples annealed at 500
◦C compared
to the sample annealed at 400 ◦C. If it is assumed that the deposition of the GdScO3
films was linear in time and identical for all samples, then the increase of the thickness
deviation might be due to a sustained increase of the layer thickness during the annealing
process, which becomes larger with increasing temperature.
The CV measurements also reveal, that a passivation effect is hardly noticeable when
GdScO3 is deposited on AlGaN: Although a 6% increase of ns was calculated for the
10 nm device annealed at 500 ◦C, this value is far too low to indicate a systematic passi-
vation effect and might be due to the inaccuracies of the measurement system.
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Sample ID Cp |Vth| ns dinsulCV dinsulCV /dinsulEBE
1068-16 2.6mF/m2 5.8V 8.9 · 1012 cm−2 - -
1068-15 −23% +28% +2% 20 nm 200%
1068-14 −29% +55% +6% 27 nm 270%
1068-13 −45% +90% +2% 54 nm 270%
Table 7.2: Results of CV measurements of annealed GdScO3 MISHDiodes. The
sheet carrier density (ns) and the effective GdScO3 thickness (d
insul
CV ) extracted
from the Cp values are also listed. The % values indicate an increase (+) or
decrease (-) relative to the value of the conventional HDiode (1068-16).
Current-voltage (IV) measurements were performed in a second characterization step.
For the conventional HDiode, the maximum reverse current (Irevmax) was 1.9mA and the
forward current at 3V was 33mA. Relative to the conventional device, the currents
of the GdScO3 MISHFETs were reduced between 0.8 and 1.6 orders of magnitude for
negative voltages and between 1.2 and 1.6 orders of magnitude for positive voltages, as
shown in figure 7.2(b). The measurements reveal an exponential increase of the forward
current for all the devices.
The low current reductions and the exponential current increase of the MISHDiodes
indicate, that the insulation property of all GdScO3 layers prepared with a simple tem-
perature treatment is far underneath expectations. Nevertheless, it is interesting to note,
that the 10 nm GdScO3 layer annealed at 400
◦C insulates nearly as well as the 20 nm
layer of the sample annealed at 500 ◦C. Apparently, the GdScO3 films are sensitive to
the annealing temperature.
In the following, the conclusions drawn from CV and IV measurements will be combined:
if a) the GdScO3 layer becomes thicker with increasing annealing temperature, and if
b) the 10 nm device annealed at 500 ◦C shows lower insulation than the 10 nm device
annealed at 400 ◦C, then it can be concluded that the insulation property is mainly
governed by the density of the GdScO3 material rather than its thickness. Thus, the
higher the annealing temperature, the more the dielectric layer expands, becomes less
dense and insulates less effectively.
Summary
In summary, the approach to find optimal annealing conditions by varying the anneal-
ing temperature does not improve the insulating properties of the insulating layer sig-
nificantly. Temperature treatment increases the effective thickness, but decreases the
density of the material and thus makes the material less resistive.
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7.2 Annealing in Oxygen Atmosphere
The previous section has demonstrated that a simple post-deposition temperature treat-
ment of GdScO3 is not a sufficient means to realize highly effective gate-insulating layers.
In the following, the key experiment will be presented that helped to find a way to fab-
ricate GdScO3 layers with competitive insulation on the one hand side and excellent
dielectric properties on the other hand.
Experiment
For this experiment, heterojunction diodes (HDiode) were fabricated utilizing metal-
organic vapor-phase epitaxy (MOVPE) grown GaN/AlGaN/GaN material on a SiC sub-
strate. The AlGaN layer had a nominal thickness of 20 nm and a GaN cap-layer of 3 nm
was deposited on top. The processing of the HDiodes started with a first optical lithog-
raphy step defining the ohmic contacts. The ohmic contacts consisted of a Ti/Al/Ni/Au
stack annealed at 900 ◦C for 30 s. The ohmic contacts covered the entire surface except
for round openings dedicated to the Schottky contacts regions. The Schottky contacts
were defined by a second lithography step, were either 9.85 · 10−9 m2 or 2.46 · 10−9 m2 in
size, and consisted of a Ni/Au material stack. The spacing between ohmic and Schottky
contact was 5µm.
For the MISHDiodes, a GdScO3-layer with 10 nm thickness was deposited by means of
electron beam evaporation (EBE) as described in appendix A.1 and was annealed under
different atmospheric conditions prior to the processing of the Schottky contact. The
thickness (dinsulEBE) and the annealing parameters used are listed in table 7.3.
diode/ transistor GdScO3 thickness (d
insul
EBE) annealing parameters
F10 (reference) 0 nm no annealing
F12 10 nm 10min@500 ◦C, O2-atmosphere
F13 10 nm 10min@500 ◦C
Table 7.3: Parameters of GdScO3 deposition and annealing to fabricate
GaN/AlGaN/GaN heterojunction diodes on SiC substrate.
Results and Discussion
Input characteristic Capacitance-voltage (CV) measurements were performed as de-
scribed in appendix B.2, the results are plotted in figure 7.3(a) and the main data
extracted from the plots are listed in table 7.4 - together with basic calculation results
concerning the sheet carrier concentration (ns) and the effective GdScO3-thickness (d
insul
CV )
according to equation 5.2 and 5.5, respectively.
The CV data of the MISHDiode annealed without O2 atmosphere (F13) shows CV data
that do not seem reliable for V < −4V. Apparently the 2DEG can not be controlled
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Figure 7.3: Effect of annealing in O2 atmosphere on dielectric properties a)
and insulation b) of GdScO3 films. MISHDiodes were prepared to investigate
the influence of GdScO3 post-deposition anneal in O2 atmosphere. Results show
that an O2 anneal is mandatory to yield GdScO3 layers with excellent insulating
properties.
Sample ID Cp |Vth| ns dinsulCV
F10 3.6mF/m2 3.6V 6.9 · 1012 cm−2 -
F12 −33% +61% +10% 33 nm
F13 −28% - - 27 nm
Table 7.4: Results of CV measurements of O2-annealed and conventionally
annealed GdScO3 MISHDiodes. The sheet carrier density (ns) and the effective
GdScO3 thickness (d
insul
CV ) extracted from the Cp values are also listed. The
% values indicate an increase (+) or decrease (-) relative to the value of the
conventional HDiode (F10).
effectively. Nevertheless, the CV data at 0V should be usable for the further discus-
sion. Comparing the CV data of the O2-annealed sample (F12) with the data of the
conventionally annealed sample (F13) it becomes apparent that the Cp-difference to the
HFET-value is higher for the O2-annealed sample. In other words, the GdScO3 layer of
the device F12 is (effectively) 6 nm thicker than the dielectric film of device F13. Since for
both samples identical annealing temperatures were used, the thickness increase must be
due to the annealing in O2-atmosphere, e.g. by incorporation of oxygen into the crystal
structure.
For the sake of completeness, a brief comparison with the CV data of the previous
experiment will be made. The actual reference device (F10) had a higher Cp value and
reduced Vth- and ns values compared to the reference HDiode (1068-16) of the previously
described experiment. The differences are due to the differences in the layer stacks used:
The actual device (F10) had a 20 nm AlGaN- and a 3 nm GaN-layer on top, whereas the
previously utilized device (1068-16) included a 30 nm AlGaN-layer.
In a second characterization step, current-voltage (IV) measurements were performed,
figure 7.3(b) contains the IV plots. For the GaN/AlGaN-based HDiode, which served as
the reference device, a typical IV curve was measured with a maximum reverse current of
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7µA and a forward current of 50mA at 3V. In comparison, Irevmax was 6.1 and 0.4 orders
of magnitude lower for the O2 annealed MISHDiode and for the device annealed without
O2 atmosphere, respectively. With respect to the forward current, the comparison yields
respectively 7.1 and 4.4 orders of magnitude lower currents for the above mentioned
devices.
Apparently, the O2-annealed GdScO3 layer reveals excellent insulation properties over a
broad voltage range. The shift of the current minimum to V = −4.3V can be attributed
to charging effects of the measurement system and should be independent of the device
properties (the measurements had been made at a time before the measurement system
was optimized for low-current measurements). On the other hand, the MISHDiode
annealed without O2-atmosphere shows a similarly insufficient performance as the MIS
devices treated in the previous experiment.
As in the previous experiment, the findings gathered so far will be brought together in
the following conclusions: a) the insulation property of GdScO3 film increases drastically
if it is annealed in O2 atmosphere; b) the thickness of the GdScO3 film increases if it
is annealed in O2 atmosphere; c) but from the previous experiment it is known that an
increase of thickness does not necessarily increase the insulating properties of GdScO3
films. It can be concluded, that annealing the GdScO3 layer in O2 atmosphere increases
the layer thickness, but also increases the layer density, e.g. by incorporation of oxygen
into the lattice.
Summary
To fabricate MISHDiodes with a highly insulating GdScO3 dielectric it is mandatory
to anneal the GdScO3 layer in O2 atmosphere. This treatment increases the effective
density of the film and increases the effective thickness. Due to the increased thickness a
slight drop in capacitance arises, but this minor drawback could be opposed by adjusting
the deposition parameters towards thinner films.
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Chapter 8
Gadolinium Scandate Diodes
On the way towards the fabrication of Metal-Insulator-Semiconductor Field-Effect Tran-
sistors (MISHFETs) with a highly effective Gadolinium Scandate (GdScO3) layer, the
optimum deposition and annealing parameters have been determined in the previous
chapter. This chapter is dedicated to experiments that aim at realizing Metal-Insulator-
Semiconductor Heterostructure Diodes (MISHDiodes) utilizing GdScO3 as the dielectric,
making use of the technology-related findings above.
The chapter is split into three sections. The first section reports on the dependence
between the insulation property and the thickness of GdScO3 layers, the following section
presents experiments aiming at the electronic states at the AlGaN/GdScO3 interface, and
the final section applies the impedance spectroscopy method to study the dependence of
the GdScO3 coating of the semiconducting surface and the 2DEG properties.
8.1 Insulation versus Thickness
The experiment documented in this section aimed at the relation of insulating property
of the GdScO3 layer and its thickness. In particular, conventional HDiodes and GdScO3
MISHDiodes were fabricated to a) prove the reproducibility of the achieved insulator
thicknesses, b) to achieve small thicknesses of around 5 nm to compare the insulating
properties directly to the results available for SiO2 devices, and c) to investigate whether
there is a dependence between leakage current reduction and insulator thickness.
Experiment
Heterostructure material grown by metal-organic vapor-phase deposition (MOVPE) at
the IBN was used. A 1.5µm GaN layer was grown on Al2O3-substrate, followed by a
Al0.3Ga0.7N layer of 30 nm thickness. As a key element of the applied MOVPE technology,
an inverted inlet was utilized (“Ju¨lich Process” [46]). For further details regarding the
control of the GaN buffer resistivity and the growth of the AlGaN layer (Al content and
layer thickness) refer to [132].
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Square and round diodes were processed according to the standard processing technology
as described in depth in appendix A.3. For the round and square HDiodes, the areas of
the Schottky electrode were in the range of 0.625 · 10−9 m2 to 40 · 10−9 m2 and from
0.625 · 10−9 m2 to 10 · 10−9 m2, respectively. Figure 8.1 illustrates the structure of
the HDiode and shows a picture calculated from Scanning Electron Microscopy (SEM)
measurements of the device.
Sapphire
GaN
AlGaNsource
gate
(a) (b) (c)
Figure 8.1: Profile (a), top-view (b), and SEM-picture of a heterostructure
diode (c).
100µm
To insulate the gate electrode, GdScO3 layers with a nominal thickness (d
insul
EBE) of 5 nm,
20 nm, and 30 nm were deposited by electron-beam evaporation (EBE) (for details see
appendix A.1). After deposition, the layers were annealed at 500 ◦C for 10min in an O2
atmosphere - as was identified to be the optimum annealing procedure in chapter 7.
The devices were characterized electrically by means of current-voltage (IV) and capaci-
tance-voltage (CV) measurements, according to the appendices B.1 and B.2, respectively.
Results and Discussion
Input Characteristic In a first characterization step, CV measurements were per-
formed and revealed a gate-source capacitance (Cp) for a conventional (100µm)
2 HDiode
of 2.3mF/mm. For the 5 nm, 20 nm, and 30 nm MISHDiodes, the Cp value was 6%, 23%,
and 30% lower, respectively. Threshold voltage (Vth) was −6.7V for the conventional
device, the absolute Vth values of the GdScO3 devices were 15% higher for the 5 nm
thickness, and doubled for the 20 nm and 30 nm GdScO3 diodes. The CV curves are
depicted in figure 8.2(a).
Taking into account a dielectric constant of 20 for GdScO3, calculations according to
equation 5.5 yield effective thicknesses (dinsulCV ) of 5.3 nm, 22.7 nm, and 33 nm for the thin,
medium, and thick insulation layer, respectively. Apparently, the deposition rates are
much closer to the nominal dinsulEBE-values than in the first experiment (compare chapter 7),
which is mainly due the improvements achieved for the EBE technology.
IV measurements were performed in a second characterization step. The maximum
reverse current (Irevmax) of a (50µm)
2 square diode made of a conventional layer stack was
8.2. ELECTRONIC STATES 87
conventional
5.3   nm   Gd    Sc     O      3 
23nm GdScO3
33nm GdScO3
C
p
[1
0
 
3
F
/
m
2
]
V [V]
 10  5 00
1
2
3
(a)
conv.
5.3nm GdScO3
23nm GdScO3
33nm GdScO3
open meas.
I
[A
]
V [V]
−6 −4 −2 0 210
−15
10−12
10−9
10−6
(b)
Figure 8.2: Input characteristic of a GdScO3 MISHFETs compared to a con-
ventional HFET.
1.8µA at a bias of −6V. For the 5.3 nm, 22.7 nm, and 33 nm GdScO3 MISHDiodes the
same figure was determined to be 3.2, 4.5, and 5.4 orders of magnitude lower, respectively.
The maximum forward current (I forwmax ) for the conventional device at 2V was 12.9µA,
which is 1.9, 4.6, and 6.7 orders of magnitude higher than the corresponding values for
the 5.3 nm, 22.7 nm, and 33 nm MIS devices, respectively. The IV plots are illustrated
in figure 8.2(b).
The results indicate that the insulation due to the GdScO3 layers increases with the
oxide thickness for both the forward and the reverse bias case. In figure 8.3 the dinsulCV
values are correlated with the achieved reductions of the reverse current. At this point of
discussion it is not suggested that the resistivity depends exponentially on the GdScO3-
layer thickness: Although the data points in the logarithmic-scale plot could be connected
by a straight line it must be noticed, that the data-line would intersect the y-axes at
positive ∆Irev values. Nevertheless, it can be stated that there clearly is a dependence
between thickness and the resistivity of the layer for layers that have gone through an
annealing step in O2-atmosphere.
Summary
The experiments showed, that the insulation of the gate with GdScO3 results in very
low gate currents even for oxide layers as thin as 5 nm. Furthermore, the gate leakage
reduction is more effective the thicker the GdScO3 becomes. It also showed, that in-
put capacitances for MISHFETs can be reached that are only slightly underneath the
capacitance values of conventional devices.
8.2 Electronic States
While performing capacitance-voltage (CV) measurements with MISHDiodes in the ex-
perimental context described in section 8.1, the following phenomenon became notice-
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Figure 8.3: Current reduction relative to conventional device versus GdScO3
thickness.
able: the threshold voltage (Vth) changes from its initial value to a more positive value if
the applied bias range expands into the positive bias regime, i.e. a threshold shift (∆Vth)
is observed, defined as the difference of the threshold voltage before and the threshold
voltage after application of positive voltage stress. Even at this point it is reasonable to
assume, that this effect is due to a charging of traps located in the oxide film and/or at
the oxide/semiconductor interface of the device, as discussed for instance in [136].
This finding might bear a disadvantage for MISHFETs, since a charging of traps would
have a significant effect on device operation and performance if it is operated with gate
source biases (Vgs) above 0V. And operating a MISHFET with positive Vgs values has
been identified as one major advantage of the MIS concept over the conventional HFET
approach, as argued in section 2.1).
On the other hand, the observed ∆Vth opens up the chance to study the electronic states
within the oxide film and at the oxide/semiconductor interface. Thus, this section will in-
vestigate the above effect in detail, starting out with some preliminary considerations on
how to ensure stable measurement conditions, followed by an analysis of the dependence
of ∆Vth on the biasing conditions.
Experiment
To investigate traps and related effects, GaN/AlGaN HDiodes and MISHDiodes on SiC
substrates were processed according to the standard processing technology described
in appendix A.3. The MISHDiodes were fabricated with 5 nm and 10 nm thick GdScO3
layers underneath the gate. Electron-beam evaporation (EBE) was chosen for deposition,
a subsequent annealing at 500 ◦C was performed for 10min in O2-rich atmosphere.
The CV measurement technique was utilized as described in appendix B.2. A ultra violet
(UV) lamp was used in addition to manipulate the states of the existing traps by optical
excitation. The series of subsequent measurements were controlled by a Matlab script
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running on a personal computer which was connected to the measurement system by a
GPIB interface.
Results and Discussion
Positive Bias Stress At first, the dependence of ∆Vth on time was examined. The
devices used for this experiment were measured for the first time many weeks after
processing had been finished, i.e. any possible charging effect of the devices due to
fabrication should have decayed. Figure 8.4(a) illustrates the results of a measurement
series expanding over a 10 h-time period. The initial CV curve is colored in black. For
the ease of analysis, Vth is defined as the voltage at which Cp = 1mF/m
2. With this
rule, Vth is determined to be −7.3V for the initial CV measurement.
The red curve represents the first measurement after a bias stress of +3V had been
applied for 10 s. In this case, Vth = −5.7V, thus ∆Vth was 1.6V. The blue curves stand
for periodically performed CV measurements with 30min in between. The blue curves
indicate a relaxation process towards the initial CV curve, but the curves converge
towards a level corresponding to a Vth of −6V, which is far off the initial CV curve.
To analyze the relaxation process in detail, the experimental data were fitted to an
exponential function with a time constant of 0.88 h. Both the experimental data and the
fit are plotted in figure 8.4(b).
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Figure 8.4: Threshold voltage shift of a GdScO3 MISHDiode over time after
positive bias stress: Capacitance-voltage (CV) curves (black: initial state, red:
state after positive bias stress, blue: relaxation states) (a) and fitting of threshold
shift (∆Vth) to an exponential function (b).
To interpret the results it is assumed that electronic states exist in regions underneath
the gate and above the 2DEG. At room-temperature, a certain fraction of the states are
occupied with charge carriers. Applying a positive voltage to the device, charge carriers
are injected into the region between gate electrode and 2DEG and occupy the vacant
electronic states. In other words, the charge carriers get trapped. Compared to the
initial state of the device, the region above the 2DEG is less positively charged. As a
consequence, the bias to be applied to the gate to reach depletion of the 2DEG needs to
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be less negative, thus ∆Vth > 0V.
It was observed that ∆Vth did not vanish over time but converged to a value far off from
the initial level. This indicates that the trapping of the charge carriers is very stable and
permanent. Thus it is necessary to find a means to reset” the device to its initial state.
UV illumination The previously described measurement series has shown, that once
a positive bias has been applied to a MISHDiode the resulting ∆Vth does not vanish
even after a long time period. But for a systematic study of different bias conditions it is
mandatory to “reset” the device to its initial state. Thus, ultra violet (UV) illumination
was examined as a possible means to bring back the device to its original state.
Figure 8.5(a) shows the CV curves of a measurement series carried out to investigate the
influence of UV light on a device which is in its original state: The black curve represents
the initial state of the device, with Vth evaluated to be −6.2V. After the device has been
exposed to UV light for 10 s, the measured CV curve - colored in green - shifts to more
negative values, resulting in a ∆Vth of −0.3V. The subsequent measurements yield CV
curves, which are blue colored, approaching the initial curve, i.e. ∆Vth vanishes after
approximately 4min. Fitting ∆Vth to an exponential function yields a time constant of
58 s. Both the experimentally determined threshold shifts and the fitted function are
depicted in figure 8.5(b).
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Figure 8.5: Threshold voltage shift of a GdScO3 MISHDiode over time after
UV illumination for 10 s: Capacitance-voltage (CV) curves (black: initial state,
green: state after UV illumination, blue: relaxation states) (a) and fitting of
threshold shift (∆Vth) to an exponential function (b).
Again it is assumed, that the initial condition of the device is characterized by a certain
fraction of the existing electronic states being occupied. By UV illumination the trapped
charge carriers received energy sufficient to let them escape from the electronic state. The
region above the 2DEG is - compared to the initial condition - more positively charged.
Thus, the negative bias applied to the device to reach depletion of the 2DEG needs to be
increased. After UV illumination has stopped, the electronic states are filled again with
negative charge carriers, the device relaxes within a few minutes to its initial condition.
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Method to “Reset” Device The finding of the above paragraph was that the com-
bination of UV illumination followed by a 4min relaxation period does not distort the
initial state of a device. In the following, the illumination of the device with UV light
is utilized to bring the device back to its initial state - even if a positive bias had been
applied before.
An additional measurement series was performed in which a positive bias stress was
applied to a MISHDiode, and afterwards the stress-induced change was eliminated by a
30 s UV treatment. Figure 8.6(a) shows the initial CV curve in black color, the three
curves in red correspond to measurements performed after distinct bias stress treatments,
a green curve stands for the measurement after UV illumination, and the series of blue
curves represent the relaxation process towards the initial device state. The ∆Vth over
time is depicted in figure 8.6(b).
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Figure 8.6: UV illumination (30 s) to eliminate threshold voltage shift induced
by positive voltage stress, illustrated by a series of capacitance-voltage curves
recorded over time (a), and the corresponding threshold voltage shifts (∆Vth)
over time (b).
As a result of the previous experiments a method to reach a clearly defined trapping
state has been established; and further experiments involving a variation of the bias
stress parameters can be performed in the following.
Location and Density of Traps With the previously gathered knowledge, the task
is now to find out about the location and density of traps. The following considerations
help to understand the experiment to be made. If the ∆Vth-relevant traps were located
at any other region but the oxide film or the semiconductor/oxide interface, then the
Vth shift as a consequence of positive bias stress would be observable for conventional
devices also.
If the traps can be assumed to be located either in the oxide bulk or the semiconduc-
tor/oxide interface, then the exact region can be determined by comparing the threshold
shifts of GdScO3 devices with different thicknesses. If the traps were located within the
oxide bulk, then the Vth shift should be greater for devices with thicker GdScO3 layer,
because the total amount of charge responsible for the threshold shift would scale with
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the thickness. If the Vth shift remained constant for any GdScO3 thickness, then the
traps are likely to be located at the interface and the total amount of charge involved
would be independent on the oxide thickness.
The CV measurements of conventional devices and of devices with 10 nm and 5 nm thick
GdScO3 layers are depicted in figure 8.7. For the conventional devices, only negligible Vth
differences can be observed for measurements before and after positive bias stress. For
the GdScO3 diodes, the Vth shift of the device with 10 nm thick GdScO3 layer is around
2V, whereas for the 5 nm GdScO3 device the Vth shift is approximately 1V before and
after application of positive bias stress.
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Figure 8.7: Threshold shifts of conventional HDiodes and MISHDiodes with
5 nm and 10nm thick GdScO3 layers.
According to the above considerations, the measurement data indicate that an observed
Vth shift is due to traps related to the oxide, because for the conventional device the
observed Vth shift are negligible. Furthermore, since the Vth shift of the device with 5 nm
thick GdScO3 layer is exactly half of the Vth shift of the device with the double as thick
GdScO3 layer, one can conclude that the traps are located within the oxide bulk: The
thicker the oxide layer, the more traps exist and the higher the influence on the Vth shift.
According to equation 5.2, the amount of charge stored within the device before and after
positive bias stress can be determined. The charge difference is - according to the above
assumptions - proportional to the trap density. For the GdScO3 devices, the analysis of
the CV measurements yield a trap density of 8.4−11·1017 cm−3. This corresponds - if the
traps were located at the interface - to an interface trap density between 6.5 · 1011 cm−2
and 1.4 ·1012 cm−2. In fact, for gate dielectrics deposited on III−V material (InGaAs),
the minimum interface state density was in the low 1011 1/eV/cm2 region [109]. Also if
compared to defect state densities of 1 · 1010 cm−2 for the Si/SiO2 interface [145], the
results appear to be of a reasonable order of magnitude.
Energy Distribution of Traps The previous experiment has revealed that the traps
are located within the GdScO3 bulk at a density of approximately 1 · 1018 cm−3. The
following experiment aims at the dependence of ∆Vth on the height of the applied positive
bias. Hitherto, the bias was increased by constant steps of 1V, starting out at 0V. After
having measured the capacitance after bias stress, the devices state was reset to the initial
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condition by UV illumination. The state after the reset was measured as well.
Figure 8.8(a) holds all measurement curves, the ones recorded directly after bias stress
consist of solid lines, the data belonging to after-illumination measurements are repre-
sented by dotted lines. The evaluated ∆Vth values are plotted over the bias stress applied
in figure 8.8(b). For biases in the range of 0V and 5V, ∆Vth increases nearly linear. For
higher biases ∆Vth saturates and converges to 3V.
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Figure 8.8: Shift of the CV curve (a) and extracted threshold shift (∆Vth) of
a GdScO3 MISHDiode with increasing positive bias stress (b).
A closer look at the results for 0V ≤ V ≤ 4V - illustrated in figure 8.9(a) - reveals
that the CV curves can be shifted back and forth almost perfectly, only at V = 4V the
CV curve after illumination does not reach the initial curve. For V > 4V, the stress-
illumination-process is increasingly irreversible, as illustrated in figure 8.9(b). Not only
that the Vth can not be reset to the initial value, also the capacitance of the on-state
region drops increasingly and irreversibly.
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Figure 8.9: Separate illustration of figure8.8(a): Vstress ≤ 4V (a) and Vstress >
4V (b).
The nearly linear increase of ∆Vth with Vstress can be explained with a uniform distri-
bution of electronic states over the GdScO3 band gap. The higher Vstress, the higher
the energetic level of the electronic states to be occupied. At a certain Vstress level,
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even the electronic states with the highest energetic level within the GdScO3 band gap
(Eg = 5.5 eV) are filled. Thus, a further increase of Vstress does not shift Vth any more,
and thus ∆Vth converges to its maximum value.
For Vstress ≥ 4V, the results showed that UV illumination does not bring back the
CV curves to the initial level. This is due to the limited photonic energy of the UV
light (approximately 3.4 eV). Most likely, a light source with shorter wave length would
“reset” the device even for Vstress ≥ 4V.
A last issue to be discussed relates to the decreasing capacitance for Vstress greater than
4V. One can only speculate that the dielectric constant of GdScO3 degrades with in-
creasing bias stress, and thus the total input capacitance of the device drops.
Relevance for Transistor Operation To investigate if the trapping effect observed
is a relevant issue for HFETs and MISHFETs under operational conditions, the gate
current of a typical HFET was measured with a positive drain source voltage (Vds) also
being applied. Figure 8.10 shows the IV curves measured with Vds = 0V, 1V, . . . 5V.
The IV curve with its characteristic minimum at Vgs = 0V shifts towards more positive
values with increasing Vds.
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Figure 8.10: Gate current (Ig) as a function of gate source voltage (Vgs) for
a conventional HFET with drain source voltage (Vds) as parameter. The plot
illustrates the influence of Vds on the gate current: With increasing Vds the
current minimum shifts to more positive Vgs values.
The shift is due to the addition of half the Vds value (for devices with symmetric drain
and source access region) to the potential of the 2DEG underneath the gate. Thus, the
effective potential difference that governs the diode is less positive than the applied Vgs
if the device is operated with Vds > 0V. As a consequence, the trapping of electrons into
electronic states within the GdScO3 film is an issue that can be neglected for MISHFETs
under operational conditions.
The same argument also mitigates the problem of strongly (HFET) or moderately (MIS-
HFET) increasing diode currents in the positive bias regime. Since the effective potential
difference between gate electrode and 2DEG is likely to be negative under realistic oper-
ational conditions, the gate currents will be of the order to be found in the negative bias
regimes of the corresponding diodes. If this reasoning holds true though, MISHFETs
will not benefit from their symmetric IV curve as was argued in the introductory part.
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Summary
The time constant of the exponential relaxation after positive bias stress is of the order of
1 h, whereas only a minor part of traps (around 25%) is part of the relaxation process.
The coefficient of the exponential relaxation after UV illumination is of the order of
1min. Thus, UV illumination with subsequent waiting time of about 4min is essential
to bring back the device into a well defined initial state.
Most likely, traps are located within the oxide bulk. The bulk trap density is approxi-
mately 1 · 1018 cm−3. The electronic states of the GdScO3 film are likely to be uniformly
distributed over the band gap of 5.5 eV. UV light with a photonic energy of around
3.4 eV does not suffice to “reset” GdScO3 devices if a high positive bias stress has been
applied.
8.3 Sheet Carrier Concentration and Mobility
As was already discussed in the context of SiO2 MISHFETs (see chapter 6), the coating
of the semiconducting surface with a dielectric might impact the RF behavior of the
device. Apparently, the deposition of the dielectric influences the properties of the 2DEG,
although it is spatially separated from the dielectric by tens of nanometers.
To investigate the impact of the deposition of GdScO3 on the 2DEG properties, the
Impedance Spectroscopy method (IS) is applied to the MISHDiodes. Impedance Spec-
troscopy aims at gaining information regarding the charge carrier concentration (ns) and
the mobility (µ) of 2DEG charge carriers. The basic idea behind IS is to measure the
impedance over a wide range of frequencies, typically in the range from kHz to MHz, and
to fit a transmission line model to the measured data by varying parameters suitable to
calculate the sheet carrier concentration (ns), and mobility (µ). The relevant parameter
to determine are the capacitance (C) and the resistance (R) as functions of the applied
bias (V ). The method is explained in depth in appendix B.2.
Experiment
To investigate GdScO3 MISHFETs by means of IS, heterostructure material grown by
MOVPE was utilized to fabricate round HDiodes according the standard technology (see
appendix A.3). The layer stack was based on a SiC substrate and consisted of a GaN
buffer layer, a 20 nm AlGaN layer, and a 3 nm thick GaN cap layer. The ohmic contacts
were made of a Ti/Al/Ni/Al stack annealed at 900 ◦C for 30 s. The Schottky contacts
consisted of a Ni/Au metal stack.
For the MIS devices, GdScO3 layers of 5 nm and 10 nm nominal thickness (d
insul
EBE) were
deposited by means of electron beam evaporation (EBE) as described in appendix A.1.
Subsequently, the devices were annealed at 500 ◦C for 10min in O2 atmosphere.
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Results and Discussion
In the following, the parameter set (C(V ), R(V ), G(V )) to fit the experimentally deter-
mined impedance data to the transmission line model will be presented. Then ns and µ,
calculated from the fitting parameters, will be discussed.
Fitting Parameters The fitting routine determined the C(V ) functions which is de-
picted in figure 8.11(a). For the conventional device, the capacitance was 4.2mF/m2
at V = 0V, for the 5 nm MISHDiode it was 89% and for the thicker one it was 80%
of the reference value. The threshold voltage (Vth) of the reference device was −3.8V,
for the MISHDiodes of 5 nm and 10 nm nominal thickness it was −5.4V and −5.6V,
respectively.
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Figure 8.11: Results of Impedance Spectroscopy of GdScO3 MISHDiodes: Fit-
ting parameter capacitance (C) (a), and sheet carrier concentration (ns) (b),
both as a function of voltage (V ).
The C levels of the MISHDiodes are as expected. Assuming a dielectric constant of 23,
calculations yield actual thicknesses (dinsulImp.Spec.) of 5.4 nm and 10.3 nm, matching nearly
perfectly the dinsulEBE values specified for the GdScO3 deposition. The absolute level of C
measured for the conventional device is higher though than the theoretical value for the
23 nm thick AlGaN/GaN layer.
To fit the impedance data to the transmission line model, the R(V ) function depicted
in figure 8.11(b) was determined. At V = 0V, R was 457Ω/2 for the HDiode, for the
MIS devices R was 4% and 24% higher. The R(V ) function shows a minimum for the
standard device (235Ω/2 at −1V) and also for the MIS devices (around 20%, lower
at −2.85V). At voltages near Vth, R rises to 88MΩ/2 for the reference device. For
the MISHDiodes, R also rises, but their maximum values were two to three orders of
magnitude lower. The R over V plots are illustrated in figure 8.11(b).
The values for 0V agree well with results obtained from Hall measurements. The strong
increase of R is due to the depletion of the 2DEG, and the highest values of R very well
correspond to the residual drain currents one can measure for HFETs in the off-state.
This is also in accordance with the fact, that for the MISHFETs the resistance of a
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depleted 2DEG channel is around two orders of magnitude lower.
But the more interesting aspect is the minimum in resistance to be found for each of the
device types. Since it can be assumed that R is inversely proportional to the product of
ns and µ, and that ns increases monotonously with V , µ is likely to show a maximum as
well. This will be discussed in the following.
But before - for the sake of completeness - the G(V ) function to fit the impedance data
will be presented briefly. For the conventional device, a conductance (G) of 80 S/m2 was
extracted for V = 0V, which was relatively constant over V except for −4V < V < −3V
in which G increased rapidly to 240 S/m2. For both MIS devices, G remained at a level
around 1 S/m2 over the whole voltage range, as can be seen in figure 8.12(a).
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Figure 8.12: Results of Impedance Spectroscopy of GdScO3 MISHDiodes: Fit-
ting parameter conductivity (G) (a), and sheet carrier concentration (ns) (b),
both as a function of voltage (V ).
The results show the insulating property of GdScO3, which remains constant over the
applied voltage. In this sense, it supports the finding from the previous section 8.1,
although the determined reduction of conductance is only two orders of magnitude.
Sheet Carrier Concentration and Mobility The sheet carrier concentration (ns)
was computed according to equation 5.2. At V = 0V, ns was 8.84 · 1012 cm−2 for the
conventional device. For both MISHDiodes, ns was 25% higher than the reference value.
The complete ns function is plotted in figure 8.12(b).
According to the extracted data, the GdScO3 layer can be attributed a passivation effect,
a dependence of this effect on the thickness of the oxide layer is not apparent from the
actual data.
As pointed out in appendix B.2, the mobility of the charge carriers on the 2DEG channel
can be extracted from ns and R data. Figure 8.13(a) contains the µ-V plots.
The mobility function of each device type reaches its maximum at voltages, that cor-
respond to the Vgs values at which the best RF figures are measured (compare to the
following section 9). This points at the possibility that not only the saturation veloc-
ity governs the RF behavior of HFETs. Thus, studying the low-field mobility allows
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Figure 8.13: Results of Impedance Spectroscopy of GdScO3 MISHDiodes: mo-
bility of 2DEG carrier (µ) as a function of voltage (V ) (a) and µ as a function
of sheet carrier concentration (ns) (b).
predictions concerning the RF performance of a device.
More insights can be gained by the plot µ over ns in double logarithmic scaling, which
is shown in figure 8.13(b). To guide the eye the bold green lines were drawn. It becomes
apparent that for the MISHDiodes the maximum of µ is shifted towards higher values
and towards more negative voltages, whereas the slopes of the curves remain unchanged.
To explain this shift, consider the following simple model. The total mobility µ is the
result of the superposition of mobilities due to different scattering mechanisms. Equa-
tion 3.5 is an example to model the dependence quantitatively. For this discussion con-
sider the simple case that the total mobility is the result of two scattering mechanisms
being proportional and inversely proportional to ns, respectively:
µ =
1
ans + b
1
ns
. (8.1)
Figure 8.14(a) illustrates the above equation. As mentioned in section 3.1, impurity and
piezoacoustic scattering diminishes the mobility of the 2DEG-carriers for low ns-values,
whereas this effect becomes less due to screening with increasing ns. Thus, impurity and
piezoacoustic scattering are represented by the ns-proportional branch in figure 8.14(a).
The 1
ns
-branch represents interface roughness scattering. If the scattering mechanisms
represented by the ns-proportional branch become less, then the peak of the total mobility
increases and occurs at a smaller ns-value, as depicted in figure 8.14(b).
The results from Impedance Spectroscopy indicate a shift of the mobility-peak to higher
µ-values at a smaller sheet carrier concentration. Thus it can be concluded, that ei-
ther the piezoacoustic or the impurity scattering has become less by the coating of the
semiconducting surface by GdScO3.
Considering the impact on the former possibility, it is not likely that the GdScO3-coating
contributes to a reduction of piezoacoustic-related scattering, since the GdScO3-layer is
assumed to be amorphous, and thus the strain of the semiconducting layers should not
be affected in such a way, that the piezoacoustic scattering would becomes less.
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Figure 8.14: Impact of piezoacoustic scattering on mobility. The total mo-
bility of the 2DEG carriers is modeled as the inverse sum of a 1/ns- and
ns-proportional mobility contribution, representing interface roughness and
impurity/piezoacoustic scattering,respectively (a). A lowering of the impu-
rity/piezoacoustic scattering will increase the ns-related mobility and thus the
total mobility will rise and its peak will shift to smaller ns values (b).
Regarding the latter option, especially the impact of surface-near impurities might be
mitigated by the GdScO3-layer due to the screening of the Coulomb interactions of the
charged surface and the interface states by electrostatic induction in the gate metalliza-
tion of the MOSHFET as shown by Marso et al.[19]. Thus, it is reasonable to conclude,
that the maximum mobility of charge carriers in the 2DEG increases due to the GdScO3
insulating layer.
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Chapter 9
Gadolinium Scandate Transistors
The previous Chapters presented important accomplishments on the way towards the fab-
rication of Gadolinium Scandate (GdScO3) Metal-Insulator-Semiconductor Field-Effect
Transistors (MISHFETs). At this point it is already known how to deposit and to anneal
GdScO3 layers to benefit from its insulating and dielectric properties. Furthermore, the
dependence between GdScO3 thickness and insulation on the one hand and thickness and
capacitance on the other hand is known as well, and knowledge has been gained con-
cerning the electronic states and the impact of GdScO3 coating on the two-dimensional
electron gas (2DEG) properties.
In the following, the main experiment of this work is presented: the realization of a
GdScO3 MISHFET utilizing GaN/AlGaN layers grown on Silicon Carbide (SiC). Besides
the already known findings concerning gate-leakage reduction and capacitance increase -
which should be confirmed in the following - we expect to learn about the DC, RF, and
RF-power performance figures of a GdScO3 MISHFET.
Experiment
To investigate GdScO3 MISHFETs based on SiC substrates, structures with undoped
and Si-doped AlGaN layers were used. The layer stack of the undoped devices consisted
of a GaN and a 25 nm Al0.3Ga0.7N layer with a 3 nm GaN cap layer on top. The AlGaN
layer of the doped variant consisted of a 10 nm AlGaN / 5 nm AlGaN / 10 nm AlGaN
substructure, whereas the thin layer was Si-doped at a concentration of 1 · 1018 cm−3.
The material was grown by metal-organic vapor-phase epitaxy (MOVPE).
Transistors, round and square diodes, and van-der-Pauw patterns were processed accord-
ing to the standard technology described in appendix A.3. The geometry of the devices
is identical to those processed in the previous experiment described in section 8.1.
For the deposition of GdScO3 layers, electron-beam evaporation (EBE) with subsequent
annealing at 500 ◦C for 10min in O2 atmosphere was used. The nominal insulator thick-
nesses (dinsulEBE) for the MISHFETs were 5 nm and 10 nm. Table 9.1 summarizes the main
attributes of the different samples. Figure 9.1(a) and 9.1(b) illustrate the structure of
the processed MISHFET, and figure 9.1(c) shows a SEM-picture of a MISHFET.
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Sample ID Si-doping GdScO3 thickness (d
insul
EBE)
Z10 none 0 nm
Z11 none 5 nm
Z03 none 10 nm
Y07 1e18 cm−3 0 nm
Y06 1e18 cm−3 10 nm
Table 9.1: GdScO3 thickness and doping levels of MISHFETs on SiC substrate.
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Figure 9.1: Profile (a), top-view (b), and SEM-picture of a MISHFET (c).
100µm
Electrical characterization of the devices was performed by means of current-voltage (IV),
capacitance-voltage (CV), breakdown, pulsed IV, S-parameter, and Load-Pull measure-
ments, according to the methods documented in appendix B.
Results and Discussion
Input Characteristic The results gained from CV measurements are illustrated in
figures 9.2(a) and 9.2(b) for undoped and doped devices, respectively. The main quan-
tities extracted from CV measurements are listed in table 9.2, including the sheet carrier
concentration (ns) and the effective thickness of the insulation layer (d
insul
CV ), calculated
by means of the model provided in section 5.1.
The CV results reveal, that the effective insulator thickness (dinsulCV ) extracted from the
measurement data are significantly higher than the intended thickness for the EBE-
deposition (dinsulEBE). This indicates that the maturity of the EBE-process is yet to be
improved, in particular the controllability of deposition rates needs to be increased.
Nonetheless, in the following the dinsulCV -values will be used as the effective thickness of
the insulating layers.
Despite the rather thick GdScO3-layers, the potential of GdScO3 being used as gate
dielectric becomes apparent: Even with a calculated effective thickness dinsulCV of 12.5 nm,
the capacitance drop is only 15% compared to conventional devices. To reach a similar
improvement for SiO2-insulated device, one had to reduce the insulation thickness down
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Sample ID Cp |Vth| ns dinsulCV dinsulCV /dinsulEBE
Z10 (ref.) 2.4mF/m2 4.8V 6.8 · 1012 cm−2 - -
Z11 −26% +37% −6% 12.5 nm 250%
Z03 −15% +14% −6% 25 nm 250%
Y06 (ref.) 2.5mF/m2 5.1V 7.2 · 1012 cm−2 - -
Y07 −30% +70% −5% 30 nm 300%
Table 9.2: Results of CV measurements of GdScO3 MISHDiodes. The sheet
carrier density (ns) and the effective GdScO3 thickness (d
insul
CV ) extracted from
the Cp values are also listed. The % values indicate an increase (+) or decrease
(-) relative to the nominal thickness during EBE-deposition (dinsulEBE).
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Figure 9.2: Capacitance-voltage (CV) characteristic of a conventional HDiode
and GdScO3 MISHDiodes with 12.5 nm and 25nm effective insulator thickness
(dinsulCV ) based on undoped GaN/AlGaN material (a), and of a HDiode and a
GdScO3 MISHDiode with d
insul
CV = 30nm based on Si-doped material (b). The
diode size was (50µm)2.
to 2.4 nm and would still have to cope with a 20% loss in capacitance (see section 6.2).
On the other hand it again becomes apparent, that a GdScO3 coverage of the semiconduc-
tor surface does not yield significant passivation effects, which is a beneficial side-effect
of SiO2-insulated devices. The ns data listed in table 9.2 even indicate a loss of around
5%, although this reduction can also be due to measurement inaccuracies.
By means of low current measurements, the current-voltage characteristic was recorded.
For undoped HDiodes with (200µm)2-sized Schottky contacts, the maximum reverse
current (Irevmax) was measured to be 0.25µA at −8.0V. Comparable measurements with
12.5 nm and 25 nm thick GdScO3 layers yielded currents 3.9 and 4.4 orders of magnitude
lower, respectively. For all device types, the IV curves showed a pronounced kink, which
occurs at a bias of −4.7V, −5.8V, and −6.2V for conventional, 12.5 nm, and 25 nm
GdScO3 devices, respectively. The maximum forward current (I
forw
max ) was determined to
be 33.5mA for the conventional device, for the 12.5 nm and 25 nm GdScO3 HDiodes the
currents were 3.7 and over nine orders of magnitude lower, respectively. Figure 9.3(a)
comprises the measurements that refer to the IV characterization of the undoped samples.
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Figure 9.3: IV characteristic of a HDiode and GdScO3 MISHDiodes with
12.5 nm and 25nm effective insulator thickness (dinsulCV ) based on undoped
GaN/AlGaN material (a), and of a HDiode and a GdScO3 MISHDiode with
dinsulCV = 30nm based on Si-doped material (b). The diode size was (200µm)
2.
Concerning the doped samples, Irevmax was 1.2µA for conventional (200µm)
2 HDiodes
at −8.0V. For MISHDiodes with a 25 nm GdScO3 layer, the corresponding current
was more than five orders of magnitude lower. Also for the doped samples, a kink in
the IV curve was observed at −4.7V and −6.7V for the HDiode and the MISHDiode,
respectively. The I forwmax of the conventional HDiode was 28mA, for the 25 nm GdScO3
device it was eight orders of magnitudes lower. The IV measurement results of the doped
samples are depicted in figure 9.3(b).
The results indicate, that both GdScO3 layers are an effective means to insulate the
gate electrode. The experiment with undoped material showed that in the negative bias
regime the reduction of the 12.5 nm device is similar to that of the device with 25 nm.
For the positive bias range, the thicker layer clearly shows better insulating properties
and its IV curve has the form to be expected for a MIS structure. But since the effective
potential difference of gate and source at operating conditions of a HFET will be negative,
the superior insulating properties of the thick GdScO3 layer for positive biases will not
be of much practical interest. In other words, both the 12.5 nm and the 25 nm GdScO3
layers seem similarly appropriate for isolated-gate HDevices.
The experiment also indicated that GdScO3 is a suitable means to insulate the gate
electrode of doped devices. The gate current reducing effect is even higher than in the
case of undoped devices: The gate current of the conventional HFET with doped layer
is around one order of magnitude higher than for the conventional and undoped HFET.
This difference can be explained by the highly doped AlGaN-layer, which acts as an
additional channel capable to conduct gate electrons. The substitution of the Schottky
barrier by a more effective MIS contact prevents the gate electrons to travel along this
path, thus the current-reducing effect of the GdScO3-layer is even higher for doped than
for undoped structures.
Output characteristic The following results were gained from DC measurements of
the output: For Vgs = 0V, the maximum drain current (Id,max) was 0.69 ± 0.01A/mm
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for all device types. Figure 9.4 illustrates the results.
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Figure 9.4: Output characteristic of a conventional HFET and 12.5 nm and
25nm GdScO3 MISHFETs.
The maximum transconductance (gm,max) for the conventional HFET was 170.3mS/mm,
for the 12.5 nm GdScO3 device gm,max dropped down to 94% of the reference value, and
the 25 nm device yielded 82% - for all device types gm,max was computed for the drain
source voltage at which Id
∣∣
Vgs=0V
reaches its maximum. The Threshold voltage (Vth) of
the conventional device was −5.5V, for the 12.5 nm and 25 nm devices it was 10% and
22% more negative - as can be seen from figure 9.5(a).
The maximum output conductance (gd,max) of the conventional device was 204mS/mm.
For the GdScO3 devices, gd,max is 6% and 18% less. The knee voltage, i.e. the voltage
at which Id reaches its maximum (Vds,sat) was 7V for the conventional HFET, for the
12.5 nm and 25 nm GdScO3 MISHFETs it was 8V, and 9V, respectively. The gd-values
calculated for Vgs = 0V are plotted in figure 9.5(b).
The almost identical Id,max-values of all devices are plausible considering the almost
identical ns-values extracted from CV measurement results. Thus, GdScO3 can not
be attributed a passivating property. The curves of the output characteristic are rather
similar for all device types, pointing to a very similar capability to control the conducting
channel. It also shows, that the heat dissipation property of the underlaying layer stack
- which is basically due to the SiC layer - is not influenced by the use of GdScO3.
The calculated gm- and Vth-values support this view. The only slightly higher Vth values
of the MISHFETs indicate the relatively low loss in Cgs due to the high-κ property of
GdScO3. From the differences in gd,max it can be concluded, that drain (Rd) and source
resistance (Rs) are increasing with increasing GdScO3 layer thickness. But the reason for
the degraded parasitic resistance might also be the fact, that due to the applied process
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Figure 9.5: Transconductance (gm) (a) and Output conductance (gd) (b) of a
conventional HFET and 12.5 nm and 25nm GdScO3 MISHFETs.
the contact-pads were coated by a thin GdScO3-layer. Because of difficulties to wet-etch
GdScO3, the thin but insulating layer was tolerated - it is usually sufficient to scratch
the contact needle through this layer to contact the metal pads of the drain, source, and
gate electrodes. Nevertheless, an imperfect contact to the pads might be the reason for
the observed decrease of gd,max of the MISHFETs.
Pulsed IV Measurements During the above discussion it was already noticed that
GdScO3 does not yield passivation effects: Neither does ns increase if GdScO3 is de-
posited (CV measurement), nor is an increased Id,max value noticeable (DC measure-
ment). Within this context, pulsed IV measurements were performed, since it is a
standard means to detect trap-related effects and thus can help to identify passivation
mechanisms that mitigate the trap-related effects.
Figures 9.6(a) and 9.6(b) illustrate the results gained from pulsed IV measurements
of a conventional HFET (dds = 4µm, Lg = 0.9µm) and a 25 nm GdScO3 MISHFET
(dds = 3µm, Lg = 0.7µm), respectively.
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Figure 9.6: Pulsed IV measurement of conventional HFET (a) and a 25 nm
GdScO3 MISHFET (b).
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The results concerning the HFET reveal, that the drain current decreases with increas-
ing frequency of the pulses. This is a typical indication for the existence of trapping
states [147]. Considering the results for the MISHFET, the same tendency is noticeable.
Thus, it can be concluded that the deposition of GdScO3 on top of the semiconductor
surface does not contribute to a mitigation of trap-related effects. In other words, pulsed
IV measurements confirm the previous finding that GdScO3 can not be attributed any
passivation effects.
BreakdownMeasurements So far, the MISHFETs were characterized by means that
operate the device at moderate operational conditions. For instance, DC measurements
were conducted up to Vds = 20V and Load-Pull measurements used Vds = 25V at
maximum. But one of the major advantages of GaN-based transistors is that they can
be operated at very high voltages. To give a rough indication whether the GdScO3-
insulated devices can compete with conventional devices in the above sense, breakdown
measurements were conducted.
In the case of devices with undoped AlGaN layer, the conventional HFET had an off-
state breakdown voltage (V offbreak) between 75V and 85V. And for the MISHFETs, V
off
break
was between 26V and 29V. For the Si-doped devices, V offbreak was around 93V and
29V for the conventional HFET and the MISHFET, respectively. The plots of the
measurement results are depicted in figures 9.7(a) and 9.7(b) for the doped and undoped
case, respectively.
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Figure 9.7: Off-state breakdown voltage (V offbreak) of undoped (a) and doped
GdScO3 MISHFETs (b).
The results reveal a great difference in high-voltage performance between MISHFET and
HFET. Although the V offbreak values of the conventional devices are remarkably high for
transistors not optimized for high-voltage operation (e.g. by applying the field plate
technology), and despite the fact that the achieved MISHFET results are comparable
to V offbreak values of HFETs fabricated at the IBN in recent years (Al2O3 substrates, com-
parable GaN/AlGaN structure and geometry [59]), the significant relative reduction is
unacceptably high.
At this point, one can only speculate about the causes of the early breakdown mecha-
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nisms in the GdScO3 MISHFETs. It is known that crystalline layers suffer from a high
concentration of bulk defects which limit the breakdown field. In this respect, amorphous
dielectrics in general have fewer defects and thus withstand higher fields before break-
down [42]. It needs to be confirmed, that the annealing conditions were not such that
the formally amorphous insulation layer has not (partially) changed its phase. Further
investigations of this issue are mandatory to realize the good insulation and dielectric
properties of GdScO3 also for devices operated at high-voltages
S-Parameter Measurements S-parameter measurements were conducted to charac-
terize the RF small signal properties of the MISHFETs relative to the reference HFET.
Only the devices based on undoped material are considered. The cut-off frequency (fT)
and the maximum frequency of oscillation (fmax) were evaluated for devices with gate
lengths from 300 nm to 900 nm for two working points. The tendencies of fT and fmax
with increasing Lg is best illustrated in figures 9.8(a) and 9.8(b), respectively. Important
data is listed in table 9.3 to be used in the following discussion.
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Figure 9.8: Cut-off frequency (fT) (a) and maximum oscillating frequency
(fmax) (b) of a conventional HFET and 12.5 nm and 25nm GdScO3 MISHFETs
at Vgs = −4V and Vds = 20V.
Lg = 500 nm Lg = 700 nm Lg = 900 nm
Sample ID fT fmax fT fmax fT fmax
Z10 (ref.) 35.4GHz 60.8GHz 24GHz 57GHz 13.9GHz 44.3GHz
Z11 (12.5 nm) −2% −1% +3% +11% +58% +20%
Z03 (25 nm) −10% −6% +8% +11% +45% +30%
Table 9.3: Results of S-parameter measurements of GdScO3 MISHDiodes. The
% values indicate an increase (+) or decrease (-) relative to the value of the
reference HDiode.
As is apparent from figure 9.8(a), the data points of the three device types can all be
fitted well to a linear function, indicating that the common relation fT ∝ 1Lg holds true.
The slope of the linear fitting functions for the MISHFET data is smaller than that for
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the conventional device. This can be explained by a lower saturation velocity of the
electrons in the 2DEG for the MISHFETs. Apparently, the deposition of GdScO3 has
an impact on the properties of the spatially separated 2DEG. Nevertheless, the absolute
fT values of the MIS devices are promising. For Lg = 900 nm, the MISHFETs have even
significantly higher fT values.
To judge the RF properties of a transistor to be used as a power-amplifying device, the
attention needs to be drawn to fmax. Among other factors, fmax is mainly determined
by fT and the gate resistance (Rg) (see section 5.4). An increasing fT will increase fmax,
and the higher Rg, the smaller fmax will be. Assuming a rectangular cross-section of the
gate, a reduction of Lg goes along with an increase of Rg, thus a shorter gate length will
contribute to a fmax decrease (in devices optimized for highest frequencies, this dilemma
is circumvented by “T”-shaped cross-sections).
The fmax-over-1/Lg curves in figure 9.8(b) can now be explained as follows: For Lg =
900 nm, the fT values of the MISHFETs are higher than for the reference device, so is
fmax. For long gate lengths, the fmax-limiting influence of Rg can be neglected. But
with decreasing Lg the negative influence of Rd becomes dominant: for the MISHFET
this “turn-around” can be already observed for Lg 500nm, whereas for the conventional
device the Rg effect is dominant at a smaller Lg of 300 nm.
From a practical point of view, figure 9.8(b) can be interpreted as follows: Using a
GdScO3 insulation layer, the resulting MISHFETs can be used for amplification purposes
at higher frequencies (63.2GHz) than a conventional HFETs could (60.8GHz). And
in addition, this can be accomplished with an even larger gate length (700 nm versus
500 nm).
Load-Pull Measurements All Load-Pull measurements which will be described be-
low have been performed under matched in- and output conditions at an oscillating
frequency of 7.5GHz. The following comparisons all refer to measurements performed
at Vds = 25V, Vds = −3V, operated in class-A mode.
Concerning the output power (Pout), a value of 25.19 dBm was measured for the con-
ventional HFET. For the 12.5 nm GdScO3 MISHFET, Pout was +3.58 dB higher, the
25 nm GdScO3 device showed an improvement of +3.34 dBm. The power gain of the
conventional device was 11.21 dB at maximum, whereas for the 12.5 nm and the 25 nm
GdScO3 MISHFETs the gain was 44% and 31% higher, respectively. With regard to
the power added efficiency, ηPAE = 14% was measured for the conventional HFET. For
the 12.5 nm GdScO3 MISHFET, ηPAE was 41.47%, the 25 nm GdScO3 device showed an
ηPAE of 36.58%. Figure 9.9 illustrates the results of the Load-Pull measurements.
According to equation 5.27, a Pout-increase is due to an increased saturated drain current
(Id,sat) and/or an increased breakthrough voltage (Vbreak). With respect to Id,sat, the
different device types show similar behavior, in particular this is due to the lacking
passivation effect for GdScO3. A difference in Vbreak can neither be made responsible for
the observed Pout increase of the GdScO3-devices, since the measurement results were
all gained at (nearly) identical bias conditions.
But the increase in Pout can be explained by the impact a dielectric layer can have on the
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Figure 9.9: RF power performance of conventional HFET, 12.5 nm and 25nm
GdScO3 MISHFETs at optimal Vgs (−3V for each) and constant Vds = 25V.
Maximum Pout is nearly double as high for MISHFET compared to conventional
HFET, significant ηPAE increase for GdScO3 MISHFETs.
gain, as was suggested in section 5.5: If the dielectric layer is highly insulating, the power
provided at the device input (Pin) translates to a higher input voltage swing compared to
a conventional device. Assuming that the transconductance (gm) for both device types is
of the same order, this will cause the drain current swing (∆Id) and drain-source voltage
swing (∆Vds) to be increased, thus Pout will be higher as well, being proportional to ∆Id
and ∆Vds.
The ηPAE-increase can be explained by using equation 5.30. The ηPAE increases with
increasing η and Gain. As has been shown above, the introduction of a dielectric layer
has beneficial impact on the Gain, and due to the reduction of the input currents, PDC
reduces, thus η increases. Thus, GdScO3 insulation increases the ability of the transistor
to deliver output power by a factor of two and increases the ηPAE significantly.
Summary
The experiment showed that the GdScO3 MISHDiode-related findings from the previous
chapters hold true for MISHFETs as well. In particular, using GdScO3 as a gate dielec-
tric is suitable to reduce the gate current significantly (up to six orders of magnitude)
and to limit the drop of input capacitance common to MISHFETs (up to 50% for SiO2
insulators) to only a small loss (approximately 10%). Due to the improved input capac-
itance, the MISHFET reaches the off-state at a gate source voltage only slightly higher
than in the conventional case.
Since the output current is similar as in the conventional case, any passivation effect can
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not be attributed to GdScO3. Unchanged drain current and a slightly higher threshold
voltage are also reflected by a transconductance that is only 10% smaller than for a
conventional HFET.
Although GdScO3 does not passivate the semiconducting surface, it has a beneficial effect
on the mobility of the charge carriers. Important RF properties like fT and fmax are well
improved and fulfil the expectations that are based on the higher gm/Cgs ratio. As one
of the most important results, the RF power output is more than doubled by the use of
GdScO3 as dielectric layer in MISHFETs, compared to the HFET.
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Chapter 10
Hafnium Dioxide Transistors
After GdScO3 was shown to be a suitable dielectric for GaN-based MISHFETs in the
previous chapter, the attention is drawn to another potential dielectric in the following.
Hafnium Dioxide (HfO2) is one of the promising high-κ materials that might substitute
SiO2 in Si-based CMOS technology in the near future. Due to the high dielectric constant
of HfO2, which can be up to 25% higher than for GdScO3 [119, 50], it might serve as a
dielectric for GaN-based MISHFETs as well. Although the first-order estimation of the
band offsets of HfO2 relative to GaN and AlGaN is not as promising as for GdScO3 (see
section 4.2), MISHFETs and HDiodes were fabricated to make sure not to miss out an
interesting alternative.
Experiment
The material utilized for the experiment consisted of a GaN buffer layer with a 30 nm
Al0.3Ga0.7N film on top, grown on a SiC substrate by metal-organic vapor-phase epitaxy
(MOVPE). By means of standard technology described in appendix A.3, square diodes
and transistors were fabricated.
The diodes had square Schottky electrodes of sizes ranging from 0.625 · 10−9 m to 40 ·
10−9 m. The transistors had varying gate lengths (Lg) from 0.3µm to 2µm. The used
gate widths (Wg) were 100µm and 200µm. For the gates, a two-finger configuration was
chosen. The distance between source and drain electrodes ranged from 2µm to 4µm.
The gate oxide of the fabricated MISHFETs was deposited by chemical vapor deposition
(CVD) and had a nominal thickness (dinsulCVD) of 5 nm. After deposition, the layer was
annealed ex-situ at 700 ◦C for 10min in nitrogen atmosphere by means of a rapid thermal
annealing (RTP) oven. Conventionally processed devices without dielectric layer were
processed to serve as a reference.
The devices were characterized electrically utilizing IV, CV, and DC measurements as
described in appendix B.
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Results and Discussion
Input Characteristic The gate-source capacitance (Cp) measured for a conventional
HDiode was 3mF/mm, for the MISHDiode the value was 3% lower, which corresponds
to an effective insulator thickness (dinsulCV ) of 2 nm if a dielectric constant of 23 is assumed.
The threshold voltage (Vth) of the conventional device was −3.3V, the MISHDiode had
an absolute Vth value which was 9% higher. Figure 10.1(a) illustrates the CV results.
The sheet carrier concentration (ns) extracted from the CV curves was 5.3 · 1012 cm−2,
whereas the ns value for the MIS device was 7% higher.
The evaluated dinsulCV value deviated from the intended thickness d
insul
CVD of 5 nm. The small
insulating thickness in combination with the high dielectric constant yield a theoretical
Cp/C
HFET
p ratio that is very close to unity. Thus, one might argue that such small di-
electric layers can not be measured by means of CV measurements in principal. But
the identified increase of ns is a reliable indication that in fact a dielectric layer with
passivation effect was deposited - which is also confirmed by Hall measurements and a
higher drain current as discussed later. Thus it can be concluded that although depo-
sition technology needs to be further optimized, a MIS device benefits from the high
permittivity of HfO2 in terms of an increase of the total capacitance.
The current-voltage (IV) measurements - illustrated in figure 10.1(b) - revealed a reverse
gate leakage current (Irevmax) of 1µA for the conventional HDiode. For the HfO2 device,
Irevmax was reduced by one to two orders of magnitude. In the positive voltage regime, the
IV curve indicates Schottky behavior for both device types.
Although the thickness of the insulation layer was extremely thin, the current reducing
effect was clearly visible. Nevertheless, the leakage reduction of a SiO2 device with a
similarly thin dielectric layer proved to yield a more effective isolation (nearly three
orders of magnitude, see section 6.2). It needs to be mentioned though, that the post-
deposition annealing of the HfO2 layer was not optimized. But from chapter 7 it is known
that, post-deposition annealing is a crucial step for reaching good insulating properties.
Thus, an optimization of the annealing parameters might further increase the insulating
properties.
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Figure 10.1: Leakage current (I) over bias (a) and capacitance (Cp) over bias
(b) of a conventional HDiode and a 5 nm HfO2 MISHDiode.
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Output Characteristic The maximum drain current of the conventional device was
0.46A/mm, the corresponding value of a MISHFET with identical geometry was 7%
higher. Figure 10.2(a) illustrates the output characteristic. The transconductance (gm)
was 179mS/mm for the HFET, and for the HfO2 device it was 14% smaller. As can be
seen from figure 10.2(b), the differences in Vth match with the Vth differences revealed
by CV measurements.
The results indicate that the ns increase detected by CV measurements effectively yields a
higher drain current. It is likely, that both passivation of the active and the access region
of the device contribute to the increase of drain current, as was shown in section 6.1.
Thus, similar to SiO2 devices and in contrast to GdScO3 devices, HfO2 can be attributed
a passivation effect. The relative difference in Cp and gm, 3% and 14%, respectively,
indicate that for the HfO2 device improved RF properties in terms of fT and fmax can
be expected.
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Figure 10.2: Output Characteristic (a) and transconductance (gm) (b) of a
conventional HFET and of a 5 nm HfO2 MISHFET.
Summary
In summary, the experiment with HfO2 MISHFETs showed only a moderate insulating
effect if HfO2 is incorporated into MISHFETs. In this sense, the pessimistic results of
the first-order estimations of the band offsets (section 4.2) were confirmed empirically.
On the other hand it needs to be noted, that the deposited layer was extremely thin
and that the annealing parameters - which has shown to be crucial for the insulating
properties of GdScO3 - were not optimized. Thus, an improvement of deposition tech-
nology and an optimization of the annealing parameters might improve the insulating
properties of HfO2 MISHFETs.
But at this point it appears unlikely that HfO2 has the potential to outperform GdScO3
for being used as gate dielectric in GaN-based MISHFETs. This becomes even more true
since an additional passivation effect of HfO2 is noticeable but too small to make up the
inferior insulation properties of HfO2 on GaN.
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Chapter 11
Comparison of Gate Dielectrics
In this chapter, the main findings of the experiments with SiO2 and GdScO3 gate di-
electrics will be compared. Since the devices to be compared were neither processed at
the same time nor were they fabricated on identical layer structures, the absolute values
of the measured quantities will most likely differ. Therefore, the performance of the MIS
devices relative to their simultaneously fabricated reference devices will be compared.
Capacitance increase in heterostructure diodes Figure 11.1(a) illustrates the
capacitance (Cp) of a MISHDiode normalized to the capacitance of a reference HDiode
(CHFETp ) for SiO2 and GdScO3 devices. Due to the high-κ property, the GdScO3 HDiodes
yield much better results: For an effective insulator thickness of 12 nm a Cp/C
HFET
p ratio
of 85% was reached compared to 50% for the SiO2 HDiode. A dashed line was added to
the respective data points to guide the eye. Following that line to smaller dinsul values it
becomes apparent that there is still room for an Cp increase for GdScO3 devices.
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Figure 11.1: Comparison of capacitance (Cp/C
HFET
p ) (a), and reverse cur-
rent reduction (∆Irev) (b) of SiO2 and GdScO3 MISHDiode for various effective
insulator thicknesses (dinsul).
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Leakage current reduction in heterostructure diodes To compare the insulating
properties of SiO2 and GdScO3 utilized as insulation layer in MISHDiodes, the leakage
reductions reached for various effective insulator thicknesses (dinsulCV ) are plotted in fig-
ure 11.1(b). As unit, “orders of magnitude (OoM)” was chosen. The dashed line, which
represents a linear least squares fit, suggests that GdScO3 yields a current reduction half
an order of magnitude higher than SiO2. And due to the superior dielectric properties
of GdScO3 - as discussed in the former paragraph - much thicker GdScO3 layers can
be used in MIS devices compared to SiO2. Thus, utilizing GdScO3 as a gate dielectric
in MISHFETs, a much lower gate leakage current can be expected compared to SiO2
MISHFETs.
Output characteristic of MISHFETs To discuss the differences in the DC output
characteristics of SiO2 and GdScO3 MISHFETs, the impact of the insulating material
on the sheet carrier concentration (ns) and the threshold voltage (Vth) is considered in
the following.
Figure 11.2(a) illustrates the dependence of ns on d
insul. Apparently, with increasing
thickness of the SiO2 layer, the ns values rise, which is due to passivation effects. On
the other hand, the deposition of GdScO3 does not have a significant effect on ns. As
a consequence, the drain currents of the SiO2 MISHFETs rise significantly, whereas the
maximum drain current for GdScO3 devices remains more or less unchanged compared
to the conventional HFET.
The other major factor to describe the output characteristics, Vth, is difficult to compare:
A device with higher ns results in a higher Vth - regardless of the Vth change related to
other influences. Since the ns values differ for the different materials and thicknesses, the
exact cause for a Vth change can not be identified with the data available. But despite
the problem of a quantitative analysis, the tendency is clearly observable. Due to the
gate-source capacitance, a significantly smaller voltage needs to be applied to pinch-off
the device in the GdScO3 case compared to the case of SiO2.
Thus, SiO2 improves the output characteristic of a MISHFET by contributing to a higher
drain currents (passivation effect), whereas GdScO3 improves the output characteristic
by a significantly smaller Vth.
RF small signal performance of MISHFETs Results of S-parameter measure-
ments form the basis for a comparison of the influences of the alternative dielectrics on
the RF performance. But due to the many parameter that have to match (layer struc-
ture, geometry, working point) comparable results were not available for a thorough
comparison of fmax values.
Figure 11.2(b) illustrates the differences in fT achieved for SiO2 and GdScO3 MISHFETs
relative to their conventional counterparts. Apparently, the SiO2 devices outperform the
reference HFET for all gate lengths (Lg) values, whereas the GdScO3 MISHFET shows
only higher fT values than the reference at Lg = 900 nm. From this one can conclude that
SiO2 is more promising regarding a RF performance increase. But the discussion of fT
and fmax in section 9 has shown, that fT is only a limited indicator for the improvement
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Figure 11.2: Comparison of sheet carrier concentration increase (∆ns) for
various effective insulator thicknesses (dinsul) (a) and increase of cut-off frequency
(fT) for various gate lengths (Lg) (b) of SiO2 and GdScO3 MISHFETs.
of the RF performance for devices dedicated to power amplification purposes.
RF large signal performance of MISHFETs The major conclusion to be drawn
from the conducted experiments is illustrated in figure 11.3: The increase in RF output
power (Pout) for a GdScO3 MISHFET relative to a conventional HFET is higher (+133%)
than for a SiO2 device (+99%). Thus, GdScO3 is a promising alternative to be utilized
in MISHFETs for high-power amplifiers.
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Figure 11.3: Comparison of RF output power (Pout) of SiO2 and GdScO3
MISHFETs.
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Chapter 12
Conclusions and Outlook
In the following, the conclusion drawn from the various experiments presented in the
experimental part of this thesis will be summarized. Then, an outlook will be given
to the tasks yet to be accomplished. But first of all, the major prerequisites will be
summarized briefly that enabled the experiments.
The first prerequisite was to establish a suitable technology. The existing processing
technology for GaN/AlGaN devices on Al2O3 and SiC substrates was modified and ex-
panded to fabricate MISHFETs. In particular, the integration of gate insulation layers as
SiO2, GdScO3, and HfO2 was accomplished, utilizing Plasma enhanced chemical vapor
deposition (PECVD) for SiO2, electron-beam evaporation (EBE), and chemical vapor
deposition (CVD) for HfO2.
The expansion of the available means and methods for electrical characterization was the
second prerequisite. A setup to measure low currents through insulators was established
and the impedance spectroscopy method was implemented as a means to extract capaci-
tance, conductance, sheet resistance, sheet carrier concentration and carrier mobility by
a single measurement.
The very first experiment included the fabrication of SiO2-insulated MISHFETs and
SiO2-passivated HFETs. The MISHFET devices delivered a high output power densities
of 6.2W/mm at 7.5GHz and were comparable with state-of-the-art SiO2 MISHFETs.
The comparative study showed, that the performance increase observed for MISHFETs
can be partly explained by passivation effects.
Surface passivation prevents current to flow via the surface and thus contributes to the
gate leakage reduction. Furthermore, passivation increases the sheet carrier concentra-
tion and thus raises the drain current and the output power level. But a principal
drawback of MISHFETs became apparent as well. The incorporated insulation layer
acts as an additional capacitance and thus decreases the gate source capacitance of the
transistor, resulting in a loss of channel control.
In a further study, the thickness of a SiO2 insulation layer was successfully reduced,
yielding devices with an improved channel control. The experiments showed that a
down-scaling of the SiO2 insulator thickness is well feasible - reaching layer thicknesses
down to 2.4 nm. It also turned out, that the passivation effect of SiO2 on AlGaN is
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dependent on the SiO2 thickness - at least for thicknesses between 2 nm and 12 nm.
In parallel to the SiO2-related experiments, pre-studies with GdScO3 were performed.
The major finding of this study was that post-deposition annealing of GdScO3 in an
oxygen atmosphere is crucial to achieve electrically dense layers. It showed, that a
simple variation of temperature is not sufficient to reach high insulation properties.
The first experiments with Gadolinium Scandate Diodes revealed that the current re-
ductions reached with GdScO3 are closely related with the insulator thickness over a
wide range of thicknesses (3 nm < dinsul < 33 nm). With the gained knowledge, first
GdScO3 heterojunction diodes (HDiode) were fabricated with various GaN/AlGaN layer
structures on Al2O3 and SiC substrates. These devices helped to gain insight into the
material properties of GdScO3, as described in the following.
It could be observed, that GdScO3 HDiodes show a CV hysteresis after a positive bias
stress had been applied. This phenomenon was investigated in detail. In particular, re-
laxation time constants after positive bias stress (1 h), and after UV illumination (1min)
were determined; the traps were found to be located within the GdScO3 film, not at
the interface; the trap density was estimated to approximately 1 · 1018 cm−3; and the
electronic states are likely distributed over the GdScO3 band gap of 5.5 eV.
After having gained experience with GdScO3, MISHFETs were fabricated for the first
time. The devices fulfilled many expectations: a gate leakage reduction of around 6
orders of magnitude was reached, the drop of gate source capacitance was minimized,
a potential usage at frequencies up to 60GHz was shown, and the RF output power
density was increased by 133% compared to a conventional HFET. Despite one major
drawback - the MISHFETs showed a relatively low breakdown voltage of around 30V -
the GdScO3 MISHFETs proved to be a promising device for high power amplification
purposes at high frequencies.
In a parallel study, HfO2 MISHFETs were processed and characterized. The gate source
capacitance was almost as good as for the conventional device, which was due to the
high dielectric constant of 23 and due to the extremely thin insulation layer. But devices
showed only a moderate insulation property - comparable to that which was also reached
by SiO2 devices. This empirical finding was also confirmed with theoretical considerations
of the energyband alignment at a HfO2/AlGaN interface, predicting a conductance band
offset of only 0.58 eV. Therefore, HfO2 was not considered a potential candidate for
MISHFETs any more.
Finally, the comparison of the gate dielectrics SiO2 and GdScO3 showed, that a) the
higher dielectric constant of GdScO3 results in an improvement of the MISHFET channel
control, b) SiO2 benefits to a large extend from the surface passivation effect (higher drain
currents, higher output power level), c) GdScO3 reduces the leakage current five times
better than SiO2, d) GdScO3 yields an even better output power increase than SiO2, e)
both SiO2 and GdScO3 MISHFETs suffer from a low breakdown voltage of approximately
30V.
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Outlook
The experiments conducted within this work have shown that the GdScO3 MISHFET is
a promising device to be used in high-power applications operated at high frequencies.
Nevertheless, there are important issues which necessitate further investigations.
The most obvious weakness of the GdScO3 (and also the SiO2) MISHFETs is the early
breakdown at voltages around 30V, which is likely due to technological issues. A thor-
ough investigation of the causes - e.g. by investigating the gate leakage mechanisms -
might help to find ways to improve the breakdown characteristic.
The difficulties experienced during the deposition of the dielectric layers, in particular
the difference between intended and effective thicknesses, is likely due to fact that ohmic
contacts have already been processed. Rearranging of process steps, i.e. deposition
of gate insulators before processing, yields other problems, e.g. precise etching of the
dielectric material. Either way, the actually applied technology leaves plenty of room for
optimization.
Although the results gained from the experiment with HfO2 MISHFETs were not as
promising, it is worth trying to optimize the annealing parameters for HfO2 to increase
the insulation property of HfO2 MISHFETs. The experiences gathered from the studies
of the post-deposition annealing conditions of GdScO3 show, that this issue is crucial to
achieve electrically dense dielectric layers.
124 CHAPTER 12. CONCLUSIONS AND OUTLOOK
Appendix
Appendix A
Processing Technology
This chapter documents the development of a technology to process MISHFETs, which
incorporates gate oxides as SiO2, GdScO3, and HfO2. A technology to process HFETs
based on GaN/AlGaN-layers has been developed at the IBN within the last years. The
task of this work is to expand the existing technology by elements specific to the novel
dielectrics.
These specific tasks comprise in particular the deposition, which will be covered in sec-
tion A.1. Furthermore, it turned out that the electron-beam lithography process had to
be adjusted if gates were to be placed on top of the oxides. The work accomplished in
this respect is documented in section A.2.
For the different oxides, the starting point for the development of deposition, etching,
and electron-beam lithography in the context of GaN devices differed strongly. Regard-
ing SiO2, quite a few articles were published which describe technological aspects of
fabricating SiO2 MISHFETs. Moreover, the first SiO2 devices fabricated at the IBN
were processed by Juraj Be´rnat, the predecessor of the author. Thus, the task was to
expand and to optimize the SiO2-related technology already established at the IBN.
In contrast to SiO2, hardly any experience was available concerning the handling of
GdScO3. Although rare-earth scandates were suggested to be used in Si-based systems
by some authors [50, 143, 144], there were not any devices fabricated yet. Least of all
were there any attempts to incorporate ternary scandates into GaN-based devices. Thus,
a technology to fabricate GdScO3 MIS devices on a GaN basis had to developed from
scratch.
In principle, the same as for the rare-earth scandates holds true for HfO2. Although
HfO2 MOSFETs on a Si basis will be commercially available soon, there is not any
documentation available on how to fabricate GaN-based HfO2 MISHFETs. But as is
reported in chapter 10, the results achieved with HfO2 were not as promising, so only
the very basic aspects of the developed technology will be documented in this chapter.
Following the discussion of deposition, etching and electron-beam lithography, section
A.3 will present the entire process to fabricate MISHFETs. This will merge the techno-
logical knowledge of my predecessors and the knowledge gained within this work.
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A.1 Deposition of Gate Dielectrics
Silicon Dioxide
Technology To deposit SiO2, Plasma Enhanced Chemical Vapor Deposition (PECVD)
is chosen. This deposition technique is a Chemical Vapor Deposition (CVD) process that
utilizes a plasma to enhance chemical reaction rates of the precursors and thus operates
at lower temperatures. In the CVD processes used in this work, the sample is exposed
to the volatile precursors dichlorosilane (SiCl2H2) and nitrous oxide (N2O), which react
and decompose on the sample surface to produce the desired deposit. The volatile
byproducts that are produced are removed by a H2 gas flowing through the reaction
chamber. The chemical equation for the above processes is:
SiCl2H2 + 2N2O → SiO2 + 2N2 + 2HCl.
Parameter Optimization As a standard routine, PECVD processes can be run in two
modes for SiO2 deposition, with defined parameters as precursor kind and flow, H2 flow,
temperature, pressure, and RF power. These standard programs needed to be modified
to achieve reproducible thin films between 5 nm and 20 nm. In particular, two problems
had to be solved: a) The reference growth rate of 8.5 nm/min is valid for 2 ′′-wafers only,
thus an adaptation to sizes of (10mm)2 had to be made, b) the standard programs aimed
at depositing layers with much greater thickness than needed for MISHFETs. Thus, the
growth rate has to be reduced to enable the reliable processing of layers between 5 nm
and 20 nm thickness.
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Figure A.1: Optimization of PECVD for thin SiO2 films on (10mm)
2 samples.
The Plots show the effect of a variation of RF power (a) and H2 fraction on SiO2
thickness (b).
By depositing SiO2 on cleaned Si samples of (1 cm)
2 size and subsequent measuring of the
deposited SiO2 thickness by means of ellipsometry the impact of H2 flow and RF power
on the SiO2 growth was examined. Figures A.1(a) and A.1(b) illustrate the results for
H2 flow and RF power variations, respectively. It showed, that varying the H2 flow did
not have significant influence on the deposition rate, whereas RF power was an effective
means to reduce the deposition rate by 30%.
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With these results, the deposition rate were determined next: the H2 flows remained
unchanged at 30% and RF power was set to the lowest value of 15W. Various depo-
sition processes had been performed with time durations between 10 s and 700 s. The
determined thicknesses are plotted against time in figure A.1. A linear regression anal-
ysis yields a deposition rate of 5.5 nm/min and an y-offset of 2 nm. The offset can be
attributed to a 2 nm thick SiO2 layer that has formed on the Si wafer surface before
starting the PECVD process.
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Figure A.2: SiO2 deposition rates of optimized PECVD on (10mm)
2 sam-
ples. Process yields stable and linear deposition rates over a wide time span (a),
making deposition of films below 10nm feasible (b). RF power is 15W.
In summary, a PECVD process was established that enables the stable and accurate
deposition of less than 10 nm thick SiO2 films on samples of (10mm)
2 size.
Gadolinium Scandate
Several techniques have been utilized to deposit GdScO3 on Si substrates. Electron beam
evaporation [143] and pulsed laser deposition [50] processes are well established at the
IBN. Electron beam evaporation (EBE) utilizes a conventional deposition chamber which
provides high vacuum conditions (1 − 5 · 10−6 mbar). For deposition of stoichiometric
GdScO3 thin films, a stoichiometric evaporation source is used, which is made from
a mixture of the metal oxides. The process temperature depends upon the desired
consistency of the layers, in this work temperatures in a range 400−600 ◦C were used. The
duration of the deposition is between 5− 10min. Post-deposition and in-situ annealing
in an O2-atmosphere is the finishing step of the deposition process. For further details
concerning the deposition process see [143] and [144]. Figure A.3(a) illustrates the setup.
Pulsed Laser Deposition (PLD) utilizes a KrF excimer laser (wavelength 248 nm, pulse
width 20 ns and flounce of 2.5 J/cm2) which is directed towards a stoichiometric sintered
powder cylinder. Two different target-substrate geometries are feasible, the on-axis and
the off-axis setup, the former is shown in figure A.3(b). The substrates are heated by a
SiC resistive heater, with direct contact in on-axis setup, and radiation heating in off-axis
setup. Deposition takes place in an oxygen or nitrogen atmosphere with a pressure of
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(a) (b)
Figure A.3: Means to deposit GdScO3. Electron-beam evaporation (provided
by M. Roeckerath) (a) and pulsed lased deposition in on-axis geometry [144] (b).
2 ·10−3 mbar in on-axis and 1.2 ·10−3 mbar in off-axis setup. By means of PLD, epitaxial
and amorphous GdScO3 and DyScO3 films can be grown on different substrate materials,
even in-situ deposition of multi layered films is possible, with the target material being
changed during the experiment. For further information see [50].
A.2 Electron Beam Lithography
electron-beam lithography is not a critical issue in standard fabrication of GaN/AlGaN-
based HFETs. But when attempting to process MISHFETs, severe difficulties arose
performing electron-beam lithography. The utilized oxides, GdScO3 and SiO2, caused a
strong deviation of the electron beam from the intended path by tens of micrometers,
although the oxide layers were only a few nanometers thick and located underneath a
600 nm thick polymethyl methacrylate (PMMA) layer. Figure A.4 illustrates the result-
ing lateral misplacement of the gate structures by up to 30µm.
This phenomenon - in the following denoted as “floating offset” - was successfully cir-
cumvented by using a 15 nm thick Ti metal coating on top of the PMMA layer, deposited
by electron beam evaporation. The metal was removed after electron-beam exposure and
prior to development by a 10 s dip into a 13.3% aquatic HF solution.
But it showed, that this modification of the process caused the PMMA layer to crack, and
a subsequent formation of short cuts during gate-metal deposition. Optical microscopy
revealed the origins of this phenomenon: After the Ti-coated sample has been exposed
to the electron-beam the sample surface appears unchanged (figure A.5(a)).
After etching the metal, the surface showed dark and light regions (figure A.5(b)). And
after development, the light regions on the surface showed cracks, the dark ones did
not (figure A.5(c)). Taking a closer look at a transistor in a dark region reveals a good
development result (figure A.5(d)), whereas in a light region cracks can be observed
emerging from structural endings (figure A.5(e) and A.5(f)). These cracks can cause
short circuits if metal is deposited, as shown in figure A.5(g).
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Figure A.4: Deviation of electron-beam due to charging effects. Each row
above shows a PMMA-coated sample surface after electron-beam lithography
and development. The structure forming a Π (the gate) is written by electron-
beam lithography and is supposed to be located relative to the square regions (the
ohmic contacts) as in the 1st row, which represents a conventional GaN/AlGaN-
structure without insulating layer. For structures coated with GdScO3 (2
nd row)
and SiO2 (3
rd row), an increasing deviation of the electron-beam pattern along
the x-axis can be observed which can be attributed to charging effects.
Thus it can be concluded, that at least the PMMA layer has cracked, if not other layers
as well. To rule out the possibility that remains of Ti might have cracked, a second HF
etch was performed in a 13.3% aquatic HF solution for 25 s. Since the picture of the
optical microscope did not change significantly (figure A.5(h)) one can conclude that Ti
has been removed entirely with the first HF etch, thus remaining Ti is not what could
have cracked.
To overcome the PMMA cracking problem, two Al2O3/GaN/AlGaN samples were pre-
pared to test two alternative modifications of the process before and after electron-beam
lithography. That means mesa etching and ohmic contact fabrication were performed,
to ensure realistic processing conditions, and a 5 nm GdScO3 layer was deposited by
standard electron-beam evaporation.
The process modifications for the first sample included: The PMMA was pre-baked at
higher temperature (Tbake = 200
◦C) and for a longer time period (∆tbake = 10min), the
thickness of the Ti layer was reduced by two thirds to 5 nm, and the concentration of
the aquatic HF solution was reduced to 4.4%.
For the second sample, the following modification were chosen: 5 nm Cr instead of Ti to
reduce the energies involved in the metal deposition process. To take away the Cr film
after electron-beam lithography, commercially available chrome etch is used. As in the
experiment with thinned Ti layer, the PMMA layers were baked at higher temperature
and for a longer time period to make the structure more dense.
In the next step, electron-beam lithography was performed with a 320µC/cm2-dose and
utilizing proximity correction. After the metal etching, the samples were developed in
AR600-55 for 120 sec. Table A.1 summarizes all samples having been prepared in the
context of PMMA cracking.
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Figure A.5: Cracking of PMMA.
A.3. PROCESSING METAL-INSULATOR-SEMICONDUCTOR DEVICES 133
Sample Oxide Tbake ∆tbake metal etchant ∆tetch
1 none 180 ◦C 2min 15 nm Ti 13.3% aqu. HF 10 s
2 GdScO3 180
◦C 2min 15 nm Ti 13.3% aqu. HF 10 s
3 GdScO3 200
◦C 10min 5 nm Ti 4.4% aqu. HF 10 s
4 GdScO3 200
◦C 10min 5 nm Cr Cr etch 5 s
Table A.1: Parameter of experiment to circumvent PMMA cracking.
It showed, that samples processed according to the first process modification (Sample
No. 3) still suffered from PMMA cracking, but to a much smaller extend than the
originally processed samples (Sample No. 2). The samples processed according to the
second modified process (Sample No. 4) did not show any PMMA cracking at all.
As an explanation of the PMMA cracking phenomenon consider the following. HF might
diffuse through the 600 nm thick PMMA layer and react with the GdScO3, the GdScO3
layers might even be etched away locally. As a consequence the PMMA loosens. The
light regions represent areas where PMMA has dissolved from the GdScO3 and where
the PMMA layer is under strain. In the darker regions, the PMMA still sticks to the
GdScO3. During development the strain distribution is changed in such a way that at
structural endings the strain maximizes. As a consequence, cracks form and relieve the
strain. The diffusion of HF through the PMMA might be eased by structural defects
induced by the deposition of Ti, since evaporation of Ti involves rather high energy
portions. This effect can be mitigated by minimizing the Ti thickness or by using Cr
which corresponds with smaller kinetic energies when evaporated and deposited.
A.3 Processing Metal-Insulator-Semiconductor De-
vices
In the following, the standard process to fabricate MISHFETs is described. It is based on
the latest GaN-related technology developed at the IBN [17] and incorporates the knowl-
edge gained during the preparatory experiments with insulating materials as documented
in the previous sections A.1 and A.2.
In a preparatory step, the wafer with the semiconductor layer stack is cut into pieces
of (10mm)2 or (12mm)2. The latter size is suitable if it is planned to cut the sample
into smaller pieces later in the process, e.g. to deposit insulators with different insulator
thicknesses. To prevent damage to the semiconductor surface during cutting, the surface
is protected by a thick layer of photo resist (AZ5214) which is baked at 90 ◦C for 5min.
After the cutting, a standard cleaning process (SCP) - which will be used quite frequently
in the following - ensures the removal of the photo resist.
The SCP consists of soaking the sample sequentially into acetone and propanol, then the
solvents are blown off in a nitrogen (N) flow, and a subsequent heating of the sample
at 180 ◦C for 10min ensures that remaining solvents evaporate completely. The bare
semiconductor stack that forms the initial status of device processing is depicted in
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figures A.7(a) and A.7(b).
The first processing step, namely Mesa etching, aims at separating the regions on the
sample, where devices will be realized. The approach of choice is to dry etch the AlGaN
layer in between the designated device areas by ion beam etching (IBE) for 10min, as
illustrated in figures A.7(c) and A.7(d). As a result, the conducting 2DEG can not form
and thus the devices are separated electrically. Prior to etching, an etching mask is
prepared on top of the cleaned sample, involving a standard lithography process (SLP)
and a subsequent hardening of the resist by heating it at 110 ◦C for 10min.
The SLP consists of the following sequence: Photo resist - AZ5214 is appropriate -
is spun onto the surface at 4000 rpm and dried at 90 ◦C for 5min, then the resist is
exposed to ultra violet (UV) light at a dose of 7mW/(cm2s) for 4 s and developed in a
AZ400 : H20 (1 : 4) solution for 60 s. Then, the sample is thoroughly rinsed in distilled
water for 5min and then dried in a N flow. Plasma processing for 2min at low power
level (program 01) concludes the SLP.
An optional process sequence of the SLP removes the side resist at the edges of the
sample: After the photo resist has been applied, the sample is exposed to ultra violet
(UV) light at a dose of 7mW/(cm2s) for 24 s, using a positive mask leaving only the
sides of the sample unprotected. A subsequent development in a AZ400 : H2O (1 : 4)
solution for 30 s removes the resist at the edges. Rinsing the sample in distilled water
for 5min and drying it in N flow concludes the optional processing sequence.
An intense and thorough cleaning routing follows the mesa etching, i.e. the probe is
soaked sequentially into a HF : H2O (1 : 4), a HCl : H2O (1 : 4), and a NH4OH :
H2O2 (2 : 1) solution for 2min, 2min, and 10min, respectively. After the sample has
been rinsed in diluted water thoroughly, it is blown off with N and heated at 180 ◦C for
10min.
To fabricate ohmic contacts, a SLP is performed, utilizing the ohmic contact layer of
the mask set in use. For ohmic contact fabrication the SLP is slightly expanded: Prior
to the development the sample is soaked in chlorobenzene for 3min and dried off in a
N flow afterwards. This treatment hardens the surface of the photo resist and a photo
resist edge with negative slope will form during development.
A short dip of 10 s duration in a HCl : H2O (1 : 4) solution is performed shortly be-
fore metal deposition. To further enhance the adhesion of the metal to the surface,
Ar+ sputtering is performed prior to metal evaporation. During the metallization step
itself, 35 nm Ti, 200 nm Al, 40 nm Ni, and 100 nm Au is deposited sequentially, which
is frequently used for ohmic contact metallization used for GaN/AlGaN HFETs. After
deposition, a lift off is performed and the metal is annealed at 900 ◦C for 30 s in a rapid
thermal annealing (RTP) oven. Figure A.6 shows the result of an AFM scan of the sur-
face which reveals that annealing yields a rough surface with peaks up to 400 nm height.
Figures A.7(e) and A.7(f) show the device in the actual status.
After ohmic contacts have been processed, the insulating layer can be deposited. De-
pending on the material used the adequate deposition method will be chosen. A detailed
treatment of this issue has already been presented in section A.1 for SiO2 and GdScO3.
As figures A.7(g) and A.7(h) illustrate, the dielectric material covers the whole surface,
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Figure A.6: AFM scan of ohmic contact surface after annealing at 900 ◦C.
including the ohmic contact regions. But since the metal of the ohmic contacts has
a very rough surface with peaks up to 400 nm, the dielectric material will not form a
homogeneous insulating layer above the ohmic contacts. Therefore, etching of an addi-
tional window through a potential insulating layer to access the ohmic contacts is not
necessary.
After deposition of the insulation layer and before processing the gates it is advised
to perform a SCP. Then, the electron-beam lithography is prepared as discussed in
section A.2, preventing PMMA cracking and electron-beam deviation due to charging
effects. Three PMMA layers (600K, 200K, 600K) are spun onto the sample at 6000 rpm,
each baked at 200 ◦C for 10min. Afterwards, a thin Cr layer of 5 nm thickness is de-
posited. The electron-beam exposure is performed at a dose of 180µC/cm2 utilizing
proximity correction. After electron-beam exposure, the Cr layer is removed by a 5 s
dip in commercially available chrome etch. Then, the PMMA layers are developed in
AR600− 55 for 135 s, followed by rinsing the sample in propanol. A plasma processing
for 2min at a low power level is performed to remove potentially remaining PMMA from
the developed regions. Then, the sample is ready for the deposition of 25 nm Ni and
100 nm Au, and a lift off step finishes the gate processing, as depicted in figures A.7(i)
and A.7(j).
To enable comfortable access to the ohmic and Schottky contacts, metal pads with a
geometry suitable for RF small-signal S-parameter measurements are fabricated in a
final step. The SLP is applied here as well, utilizing the pad layer of the mask set in use.
Afterwards, 25 nm Ti and 300 nm Au is deposited, which is commonly used for device
pads. A lift off is performed as the final step. Figures A.7(k) and A.7(l) illustrate the
completed MISHFET.
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Figure A.7: Schematic overview of MISHFET process.
Appendix B
Electrical Characterization Methods
This chapter documents the standard means to characterize HFETs and HDiodes used
in this work. According to the principles of the measurements, the chapter is divided
into four sections. At first, the current-voltage (IV) measurement is introduced in sec-
tion B.1, where either a distinct voltage is applied to the device under test (DuT) and
the current is monitored or vice versa. Based on this principle, various measurement
tasks can be accomplished, as the measurement of very low insulator currents, the char-
acterization of the transistor output, the determination of the breakdown voltage, and
the IV measurement under pulsed conditions.
Section B.2 covers the measurement of the complex impedance (Z), which is measured by
means of a testing bridge. The measured Z can then be interpreted assuming appropriate
models. As a fast and simple application, the capacitance of the input of a HFET
or a MISHFET can be extracted assuming a capacitance in parallel to a conductance
to interpret the measured Z. A more sophisticated method, namely the Impedance
Spectroscopy, assumes a transmission line model to interpret Z which is measured over
a broad range of frequencies.
S-parameter measurements are discussed in section B.3, which is a means to character-
ize the RF capabilities of HFETs. With this method, a small signal of given power is
fed to the DuT, and the power of the output signal and reflected signals are measured.
This enables to compute RF figures such as the cutoff frequency (fT) and the maximum
frequency of oscillation (fmax). The final section B.4 introduces the Load-Pull measure-
ment, which is basically the measurement of the DuT as an amplifying means under
large-signal conditions with matched in- and outputs.
The chosen structure of this chapter reflects the types of measurement equipment avail-
able at the IBN. For instance, any volt- or sourcemeter can serve for IV measurements,
an impedance analyzer is a powerful means to fulfil the task of impedance measure-
ments, a sophisticated measurement system built around a 110GHz network analyzer
makes S-parameter measurements feasible, and a complex system serves for RF Load-
Pull measurements.
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B.1 Current-Voltage Measurement
The application of a voltage to a device under test DuT and subsequent measurement of
the resulting current - or vice versa, the injection of a current and monitoring the result-
ing voltage drop - is a fundamental technique in electrical characterization of devices.
Nevertheless, there are specific aspects relevant for HFETs and MISHFETs that make it
worthwhile to look at IV measurements in detail. Specific applications will be introduced,
such as the measurement of leakage current through an insulator, the determination of
input and output characteristics of HFETs and MISHFETs, and the distinction of the
breakdown voltages of devices.
To perform IV measurements, one of the following instruments was used: a “Keith-
ley 6430 Sub-Femtoamp Remote Source Meter”, a “Keithley 2400 Source Meter”, an
“Agilent E5270A 8 Slot Parametric Measurement Mainframe”, and a “HP 4155A Semi-
conductor Parameter Analyzer”. The instruments were either controlled by means of
“MATLAB 7.0” or “HP Vee 5.0”, both running on a personal computer (PC) with a Mi-
crosoft Windows XP operating system. The measurement instruments were connected
to the PC via an “Agilent 82357A USB/GBIP Interface Converter”.
Measurement of Insulator Currents
Even for standard HFETs, there is the need to measure small currents. For instance, the
gate leakage current can range from nA to µA, and the residual current between drain
and source for a pinched-off HFET can be as low as some µA. But since this work aims
at reducing the gate currents significantly, the need arises to measure currents down to
several 100 fA.
Thus, the measurement setup must be chosen with greatest care to exploit the theoret-
ical capabilities of the measurement equipment, in particular its measurement precision
of 10 fA. Therefore, cables, connectors and the probing station need to be shielded
against external influences (electromagnetic interference, mechanical vibrations, temper-
ature changes), potential paths for parasitic currents must be minimized and the charging
and discharging effects of the insulator need to be taken into account by appropriate hold
and delay times.
Measurement Setup and Execution Optimal results were achieved by using two
Source-Measure Units (SMU) of the hp4155A, connected to a shielding box by triaxial
cables. Within the shielding box, manipulators are connected by coaxial cables. Connec-
tors should be cleaned from grease and other contaminants with organic solvents. After
the set up, a period of several hours ensures that the measurement equipment warms up
and settles to ideal operational conditions and that any residuals of the solvent evapo-
rates.
The hold time of the hp4155A, i.e. the time period between triggering the measurement
and the start of the measurement itself, is set to a value around 30 s to enable relaxation
processes within the measurement facility and the cables. This is beneficial to prevent
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the current minimum to shift to voltages other than 0V. The delay time, i.e. the time
period between the actual voltage has been applied and the start of the measurement
itself, can be set to several seconds, depending on the measurement range: for currents
remaining in the pA range a longer hold time is preferential, if the current rises from
sub-pA to nA, then a shorter hold time will be the better choice.
The same holds true for the integration time, which is the time the measurement itself
is performed and the measurement value is extracted by integration. For very small
currents, an integration time of 640ms is a good choice, whereas for currents spreading
over some orders of magnitude the integration time should be smaller. Forward and
reverse currents are measured separately, for either region the voltage sweep starts at
0V.
Device under Test The objective is to get a quantitative measure for the insulating
property of the gate dielectric under conditions comparable to those to be found in
MISHFET devices. Therefore, round or square diodes made of the same layer stack as
HFET or MISHFET are used as DuTs. Figure B.1 illustrates the diode configuration
used.
(a) Top-view
Sapphire
GaN
AlGaNsource
gate
(b) Cross-section
Figure B.1: Schematic of a heterojunction diode. The square and round regions
in (a) represent Schottky contacts, the surrounding area represents the ohmic
contact. The dotted line drawn in figure (a) indicates the cross-section plotted
in (b). From bottom to top the blue colored layers stand for substrate, GaN,
and AlGaN layer.
Analysis The IV curve of a HDiode reveals a kink: When moving from 0V towards
more negative values, the slope of the current drops to nearly zero at a certain voltage
(V IVth ). The maximum reverse current (I
rev
max) is taken at a voltage below V
IV
th , typically at
−8V. In contrast to the determination of Irevmax, the definition of the maximum forward
current (I forwmax ) is somewhat arbitrary due to the exponential increase in the Schottky
case and the still monotonically increasing current for MISHDiodes. Therefore, I forwmax is
defined as the current to be measured at V = 3V.
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Characterization of Transistor Output
The determination of the output characteristic is a fundamental task in characterizing
HFETs or MISHFETs. It not only provides essential information regarding the DC
behavior of the device, it allows a first and rough estimation of RF properties as well.
The output characteristic can be defined as the drain current (Id) being a function of
drain source voltage (Vds) and gate source voltage (Vgs). The representation of the output
characteristic in the form of Id being plotted over Vds for various Vgs values is a well known
transistor chart.
The principle of determining the output characteristic is fairly simple: biasing the gate-
source and the drain-source electrodes with Vgs and Vds, respectively, determines the
actual working point and Id can be monitored. The working points are systematically
sweeped through and for each point the monitoring procedure is repeated. In the ideal
case, it is irrelevant whether Vgs is swept first followed by Vds or vice versa. But if the
device suffers from imperfections, e.g. if the drain current decreases after a larger Vds has
been applied (current collapse), then the order of Vds and Vgs sweeps becomes relevant.
Setup and Execution The measurement setup consists of two source-monitor units
(SMU) providing Vgs and Vds to the gate source and drain source electrodes, respectively
(Figure B.2). The sense functions of the SMUs providing Vds serves to monitor Id.
Voltmeter
=
A
HFET
G
S
D
S
Voltmeter
=
A
Figure B.2: Setup to characterize the output of HFETs and MISHFETs.
Vgs is swept from some volts beyond 0V down to a level slightly underneath Vth. Vds
is varied from 0V up to several tens of volts and should remain underneath breakdown
voltage Vbreak. Since the currents to be measured are fairly high, specific arrangements
(hold and delay times, shielding) do not need to be met. The SMUs are controlled by
means of a “HP Vee” program running on a personal computer which is connected to
the measurement facilities by a GPIB interface.
Although the sense function of the SMU providing Vgs yields Ig, the results must be
treated with care: The actual setup is not meant to detect low currents through insula-
tors. Thus, the necessary precautions (see section B.1) are not met and the measurements
do not yield reliable Ig values for MISHFETs.
Analysis Analyzing the output characteristic provides many essential device informa-
tion: The maximum drain current (Id,max) is taken from the output characteristics at a
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certain gate source voltages, typically at Vgs = 1V and 0V. The maximum drain current
holds information regarding sheet carrier concentration (ns), carrier mobility (µ), and
source resistance (Rs). The voltage at which Id maximizes, namely the knee voltage
(Vknee), denotes the borderline between linear (left of Vknee) and saturation region (right
of Vknee) of the device.
The output conductance (gd) is defined as the derivative of Id with respect to Vds. In
particular, the maximum of gd (gd,max) is utilized as a measure to describe the DC
characteristic in the linear region: Differences in gd,max can be related to differences in
Rs and drain resistance (Rd). The mean gd of the saturation region (g
sat
d,mean) is taken as
a measure which can be related to the ability of the device to dissipate heat emerging
from the conductive channel (gsatd,mean = 0mS/mm can be interpreted as perfect heat
dissipation).
The extrinsic transconductance (gm,extr) is defined as the derivative of Id with respect to
Vgs. It is a measure of choice to quantify the ability to control the 2DEG channel. In
particular, the threshold voltage (Vth) can be extracted from gm,extr, and it also reveals
the quality of the “on”- to “off”-state transition.
Determination of Breakdown Voltage
For HFETs and MISHFETs to serve as devices in RF power amplifiers, a high output
voltage is crucial. The higher the drain source voltage the device can sustain, the higher
the potential RF output power. The voltage to cause a physical breakdown of a pinched-
off device under DC conditions (V DCbreak) is an appropriate figure of merit to estimate the
potential output power performance of the device under RF conditions.
There are several ways to determine V DCbreak. The simplest method is to increase the
drain voltage (Vds) applied to a pinched-off HFET until the device breaks down. The
disadvantage of this rather simple measurement is the destruction of the device. But
the fact that the process of breakdown is accompanied by a sudden and strong increase
of Id opens up the possibility for a minor but effective modification: V
DC
break can now be
defined as the gate drain voltage (Vds) at which Id of a pinched-off device (Vgs < Vth)
reaches 1mA/mm (Note, that the breakdown is assumed to occur between the gate and
drain electrode). At this point the process of breakdown has likely begun, but the device
is not destroyed yet. If the measurement facility is fast enough to switch off the voltage
source as soon as the Id condition has been fulfilled, then the irreversible breakdown of
the device can be prevented in most cases.
A more sophisticated method which is said to be even less destructive was proposed by
Bahl and Alamo [12]. The authors inject a small but defined drain current (Id) at off-
state conditions. Then, they sweep the gate source voltage (Vgs) from the “on”- to the
“off”-state conditions and monitor the drain source voltage (Vds) during this transition.
As the “on”- to “off”-state transition takes places, Vds increases rapidly to a maximum
which can be used as an estimate for the breakdown voltage. But experiments showed:
Compared to the simple but modified approach, the likelihood of a device to be destroyed
if the method of Bahl and Alamo is utilized is much higher.
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Setup and Execution The setup is similar to the configuration used to characterize
the output characteristic of a HFET as described in section B.1, but here a “hp4155A”
facility was used: The two source contacts are connected to SMU1, which is set to the
“common” mode. The gate and drain contacts are connected to SMU2 and SMU3 in
voltage mode, respectively.
The gate source voltage is swept such that the device is driven from the “on”- to the
“off”-state. The Vds sweep ranges from 0V to 100V, which is the maximum range feasible
for the used equipment. The Id compliance is set to a value corresponding to 1mA/mm,
and the voltage source is instructed to cancel the voltage sweep in case the compliance
is reached.
Analysis According to the above definition of V DCbreak, the analysis of the measured
data is as follows: The first IV curve which relates to an “off”-state is identified and
the voltage at which Id reaches 1mA/mm is taken. Then, V
DC
break is computed being the
difference of Vds and Vgs.
Measurement under Pulsed Conditions
The pulsed IV measurement method reveals insight into the effects caused by elec-
tronic states. For instance, this method serves to investigate the DC/RF dispersion
phenomenon, i.e. the reduction of drain current (Id) under higher frequency conditions
compared to DC conditions.
Basically, the device is measured as in conventional DC output characterization mea-
surements as described in B.1. But instead of biasing the gate with a constant voltage,
a voltage pulse generated by a function generator is used. Thus, the drain current flows
discontinuously as well. By variation of the frequency and the width of the pulses used,
channel heating effects and drain current contributions due to trapping effects can be
made visible.
Setup and Execution The setup of the pulsed IV system consists of the device under
test (DuT), a frequency generator which can generate pulses from 100 ns to 1 s, an
oscilloscope which detects the voltage drop over a resistor of typically 12Ω (enabling the
measurement of Id), and the DC bias supply. A schematic measurement setup is shown
in figure B.3.
To control the measurement, a PC is used running a “hpVee” program. The pulse
sequences used in the standard routine has a frequency in the range between 200Hz
and 20 kHz and a duty cycle of 10%. It needs to be noted, that since the measurement
system causes a significantly high noise level, Id should be above 20mA to achieve a
reasonable signal to noise ratio.
Pulses The pulse that is applied between the gate and source electrodes alternates
between a quiescent level Vq and a working voltage level V . The Vq is a voltage level below
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Figure B.3: Setup of pulsed current-voltage measurement.
the threshold voltage Vth, i.e. at the device is in the “off”-state. The working voltage
is chosen above Vth, it corresponds to an “on”-state level of the device. Figure B.4(a)
illustrates an ideal sequence of Vgs pulses with increasing V .
The time duration in which the bias level is above Vq is denoted with tpulse, the period
the bias level is at Vq is denoted tq. Thus, the frequency of the generated signals (f) is
1/(tpulse + tq). The variation of tq is an appropriate means to eliminate thermal effects
within the device: For instance, if tpulse is only 10% of the entire period of the pulse
(tpulse + tq), then the device is in “off”-state most of the time and thus can not heat up
as strongly as under DC conditions. The quantity tpulse/(tpulse + tq) is also denoted duty
cycle. The parameter tpulse enables to investigate the transient properties of the device:
The longer tpulse the more effective and noticeable transient processes will be.
Corresponding to the Vgs pulse, the drain current (Id) also forms as a pulse. Figure B.4
illustrates pulses for commonly used frequencies at a duty cycle of 10%. Apparently,
the higher the frequency the more the form of the pulse deviates from the ideal square
pulse. For the equipment used, 20 kHz is considered the highest frequency at which an
acceptable pulse can be expected.
Analysis The measurement results can be interpreted as follows. If the drain current
decreases with increasing frequency, then trapping states contribute to the DC current:
For higher frequncies the transient processes related to the traps can not follow anymore
and the associated flow of charge carriers deminishes. On the other hand, if the drain
current level remains constant, then the influence of the traps that might exists do not
have any influence on the electrical behavior of the device.
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Figure B.4: Schematic of a bias pulse sequence to be applied to gate and source
electrodes of a transistor (a), and resulting drain current pulses at 200Hz (b),
2 kHz (c), and 20 kHz (d).
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B.2 Impedance Measurement
This section covers the impedance measurement principle and discusses two important
applications utilizing the impedance measurement for studying HFETs and MISHFETs,
namely the capacitance-voltage (CV) measurement and the Impedance Spectroscopy
(IS).
Principle
The impedance (Z) can be defined as the total opposition a device or circuit offers
to the flow of a current alternating with a given frequency. Various methods can be
used to determine Z: Bridge, Resonant, Current-Voltage, RF Current-Voltage, Network
Analysis, and Auto Balancing Bridge (ABB) method [8].
Within the scope of this work, the ABB method is appropriate, since it covers the
frequency range between 40Hz and 110MHz. The principle of the ABB can be best
explained by means of figure B.5(a). The measurement circuit consists of an alternating
voltage source (Vosc), two voltmeters (V1, V2), an IV converter amplifier with a shunt
resistor (R), and the impedance to be measured (Z).
The main idea of the measurement circuit is that the current flowing through R balances
the current through Z, thus maintaining the potential at the ”low” point at zero volts
(referred to as virtual ground). The current through R is controlled by the operation of
the amplifier. Having maintained virtual ground potential at the ”low” point, Z can be
calculated using voltage measurement at the ”high” terminal (V1) and across R (V2). For
an in depth description of the ABB method and implementation details of the utilized
Agilent 4294A Impedance Analyzer see [10].
Vosc
high
V1
Z low R
V2
−
+
(a)
Impedance Analyzer
Diode
G
S
(b)
Figure B.5: Principle of the Auto Balancing Bridge (ABB) method (a) and
setup of the impedance measurement system (b).
Setup and Execution To perform impedance measurement by means of the ABB
method, the setup depicted in figure B.5(b) is used.
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Capacitance-Voltage Measurement
The capacitance-voltage (CV) measurement is a frequently used means to study HDiodes,
HFETs, and MISHFETs. Quantities like threshold voltage (Vth), total capacitance
(C), sheet carrier concentration (ns), AlGaN layer thickness (d
AlGaN), dielectric con-
stant (AlGaNr ), insulator thickness (d
insul), and dielectric constant of the insulator (insulr )
can be determined.
Setup and Execution In a first step, an impedance measurement as described above
is performed. At this step, a critical aspect with the CV measurement method needs to
be mentioned: Although at first sight the capacitance should be frequency independent,
it does indeed vary with frequency in practice. Thus, the CV measurement needs to
be executed at various frequencies, then a measurement is chosen whose frequency lies
in the frequency range with nearly constant measurement results (For the HFET and
MISHFET devices used, measurements at 1MHz yields good results).
Analysis Then, the measured Z is interpreted as a parallel circuit of conductance (G)
and capacitive susceptance (B), as depicted in figure B.6. This means that C can be
calculated by solving the following system of equations:
Z−1 = G+ jB
G =
R
R2 +X2
B =
−X
R2 +X2
X =
1
2pifC
.
By means of a built in function within the Agilent 4294A Impedance Analyzer the
transformation C 7→ Z can be performed automatically.
Z
=ˆ
G
B
Figure B.6: Interpretation of measured impedance (Z). In the context of
CV measurements Z is interpreted as a parallel circuit of conductance G and
capacitive susceptance B.
After having extracted C, the plot of C versus the applied voltage V reveals a function
typical for a device incorporating a GaN/AlGaN heterojunction: For Vth < V ≤ 0V, C
remains nearly at a constant value. Within a short interval around Vth, C drops rapidly
to significantly lower values. Figure B.7 illustrates a sample CV-curve of a diode based
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Figure B.7: Typical result of a CV measurement of a HDiode. The CV plot
shows a significant capacitance drop at the threshold voltage (Vth). For voltages
higher than Vth the capacitance remains nearly constant.
on a SiC/GaN/AlGaN layer stack, having a constant capacitance of 2.8 · 10−3 F/m2 and
Vth = −4.7V.
Section 5.1 provides a detailed explanation of the typical form of the CV curve and
provides the appropriate formal expressions to calculate the aforementioned character-
istic quantities and figures. By studying the variation of the CV curve during a time
series of measurements, one can gather information regarding Vth shifts and hysteresis
effects. This knowledge gives insight for instance into the distribution of traps within
the dielectric of a MISHFET, as was utilized in section 8.2.
Impedance Spectroscopy
One of the major tasks to characterize channel properties is to determine the sheet
carrier concentration (ns) and the carrier mobility (µ). Besides conventional methods as
gated hall measurements and conductivity-capacitance measurements we applied a more
sophisticated method, namely Impedance Spectroscopy (IS).
Principle The basic idea behind the IS is to measure the impedance over a wide
range of frequencies, typically in the range from kHz to MHz, and to fit a theoretical
model to the measured data by varying parameters suitable to calculate the sheet carrier
concentration (ns), and mobility (µ).
Transmission Line Model The model to be derived shall represent the electrical
behavior of a HFET. Assuming high frequency conditions, the gate electrode and the
two dimensional electron gas (2DEG) can be considered as an electrical transmission
line, which has to be treated with methods known from high frequency engineering.
Discrete electrical devices are used to describe an infinitesimal small part of the electrical
transmission line: a conductivity (G) and a capacitance (C) in parallel represent the
electrical behavior of the AlGaN region underneath the gate electrode (and - if given
- the dielectric layer of a MISHFET). A resistivity (R) and inductivity (L) represents
an infinitesimal small part of the 2DEG and is modeled as a device in series to C and
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G. Integration over the gate length yields an expression for the behavior of the entire
transmission line.
The transmission line is considered “open”, since the source contact will not be contacted.
In direction towards the drain contact a discrete resistor (Rcont) models the behavior of
the ohmic contact of the drain contact and the influence of the 2DEG that is not located
underneath the gate electrode. Figure B.8 illustrates the above described model.
u(x)
Rcont R/ L/
C/ G/
R/ L/
C/ G/
R/ L/
C/ G/ u(x = LG)
Gate Electrode
2DEG
Figure B.8: Transmission line model (TLM) of a HFET or a MISHFET.
The following derivation will yield an expression for the complex impedance at the be-
ginning of the transmission line as a function of the characteristic wave impedance and
the propagation constant Za = f(ZL, γ). Application of Kirchhoff’s laws yields
0 = u(x, t)−R′∆xi(x, t)− L′∆x∂i(x, t)
∂t
− u(x+∆x, t),
0 = i(x, t)−G′∆xu(x+∆x, t)− C ′∆x∂u(x +∆x, t)
∂t
− i(x+∆x, t),
which can be transformed to
− u(x+∆x, t)− u(x, t)
∆x
= R
′
i(x, t) + L
′ ∂i(x, t)
∂t
,
−i(x+∆x, t)− i(x, t)
∆x
= G
′
u(x+∆x, t) + C
′ ∂u(x+∆x, t)
∂t
.
Letting ∆x→ 0 yields
− ∂u(x, t)
∂x
= R
′
i(x, t) + L
′ ∂i(x, t)
∂t
,
−∂i(x, t)
∂x
= G
′
u(x, t) + C
′ ∂i(x, t)
∂t
,
and assuming u(x, t) and i(x, t) to be time-harmonic cosine functions,
u(x, t) = Re{U(x)ejωt},
i(x, t) = Re{I(x)ejωt},
B.2. IMPEDANCE MEASUREMENT 149
one gets
− dU(x)
dx
= (R
′
+ jωL
′
)I(x),
−dI(x)
dx
= (G
′
+ jωC
′
)U(x),
which can be transformed into
d2U(x)
dx2
= γ2U(x), (B.1)
d2I(x)
dx2
= γ2I(x), (B.2)
where γ is the propagation constant
γ =
√
(R′ + jωL′)(G′ + jωC ′). (B.3)
The differential equations B.1 and B.2 have the following solutions:
U(x) = U+0 e
jωx + U−0 e
jωx, (B.4)
I(x) =
U+0
ZL
ejωx − U
−
0
ZL
ejωx, (B.5)
where the terms indicated with +(−) are associated to a traveling wave in positive (neg-
ative) x-direction, and the characteristic impedance ZL is defined as
ZL =
√
(R′ + jωL′
(G′ + jωC ′
. (B.6)
Division of B.4 by B.5 yields an expression for the impedance at any x value
Z(x) ≡ U(x)
I(x)
= ZL
U+0 e
−γx + U−0 e
−γx
U+0 e
−γx − U−0 e−γx
. (B.7)
Equation B.7 yields the following expressions for the impedance at the left and right end
of the transmission line, Za ≡ Z(x = 0) and Ze ≡ Z(x = LG), respectively:
Za = ZL
1 +
U−0
U+0
1− U−0
U+0
, and (B.8)
Ze = ZL
1 + e2γLG
U−0
U+0
1− e2γLG U−0
U+0
. (B.9)
Transforming B.8 and B.9 yields
U−0
U+0
=
Za
ZL
− 1
Za
ZL
+ 1
(B.10)
U−0
U+0
=
Ze
ZL
− 1
Ze
ZL
+ 1
e−2γLG . (B.11)
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Equations B.10 and B.11 set equal results in
Za
ZL
− 1
Za
ZL
+ 1
=
Ze
ZL
− 1
Ze
ZL
+ 1
e−2γLG . (B.12)
In the following, the algebraic transformation of equation B.12 into the final expression
B.13 is shown in detail:
Za
ZL
− 1
Za
ZL
+ 1
=
Ze
ZL
− 1
Ze
ZL
+ 1
e−2γLG︸ ︷︷ ︸
f
.
Za
ZL
− 1 = f(Za
ZL
+ 1),
Za
ZL
(1− f) = 1 + f,
Za = ZL
1 + f
1− f ,
Za = ZL
1 +
Ze
ZL
−1
Ze
ZL
+1
e−2γLG
1−
Ze
ZL
−1
Ze
ZL
+1
e−2γLG
,
Za = ZL
( Ze
ZL
+ 1)e2γLG + Ze
ZL
− 1
( Ze
ZL
+ 1)e2γLG − Ze
ZL
+ 1
,
Za = ZL
Ze
ZL
+ e
2γLG−1
e2γLG+1
Ze
ZL
e2γLG−1
e2γLG+1
+ 1
,
Za = ZL
Ze
ZL
+ tanh(γLG)
Ze
ZL
tanh(γLG) + 1
. (B.13)
In the case of Ze → ∞, i.e. if the right side of the transmission line is open, equation
B.13 simplifies to
Z ≡ Za = ZL
tanh(γLG)
. (B.14)
Adding a circuit element representing the contact resistivity Rcont, the expression for the
transmission line model is
Z = Rcont +
ZL
tanh(LGγ)
, (B.15)
where the characteristic wave impedance ZL and the propagation factor γ are respectively
defined as
ZL =
√
R
G+ j 1
2pif
and γ =
√
R(G+ j
1
2pif
).
In figure B.9, the real and imaginary part of Z are plotted over frequency (f). Apparently,
the influence of the parameters C, R, and G can be clearly identified, increasing C shifts
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the slope of the real part of Z towards smaller frequencies, an increasing R lifts up the
right lower plateau of the function, and an increase of G raises the upper left plateau
and shifts the slope in the direction of smaller frequencies.
Fitting The fitting algorithm implemented aims at finding suitable values for C, R,
and G such that the fitting function matches the measured Z best in the sense of a
least squares criterion. To make use of these distinct variations of the fitting function
as shown in figure B.9 it is necessary to measure over a wide range of frequencies (from
kHz to several MHz).
Another apparent fact is that Z takes values from of a broad interval of around four
orders of magnitude. In addition, the values of C, R, and G have values from different
regimes as well. These two facts were taken into account to implement an effective
fitting algorithm, in particular the logarithm of Z was utilized, also the logarithm of the
parameters 1/G, C, and R was optimized, and the real and imaginary part of Z were
processed simultaneously. An example of a fit is shown in figure B.10.
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Figure B.9: Dependence of impedance (Z) on parameters of the transmission
line model (TLM). Each plot illustrates the variation of Z if a single parameter
of the TLM is varied from low (black) to medium (red) and finally to higher
values (blue).
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Figure B.10: Fit of theoretical impedance function to measured data. The
different colors represent different biasing conditions.
B.3 S-Parameter Measurements
As a means to determine the behavior of the HFETs and MISHFETs under RF condi-
tions, S-parameter measurements are performed. From S-parameters, important figures
of merit as cut-off frequency (fT) and maximum frequency of oscillation (fmax) can be
calculated.
Principle If a transistor is considered as a two port network, then an impedance matrix
(Z) can serve as a description of this network which relates voltages (V 1/2) and currents
(I1/2) at the input (1) and output port (2) of the device:
(
V 1
V 2
)
=
(
Z11 Z12
Z21 Z22
)
︸ ︷︷ ︸
Z
(
I1
I2
)
.
One way to characterize the device, i.e. to determine the elements of Z, is to carry out
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a sequence of four conventional IV measurements:
Z11 =
V 1
I1
∣∣∣
I2=0
, Z21 =
V 2
I1
∣∣∣
I2=0
, Z12 =
V 1
I2
∣∣∣
I1=0
, Z22 =
V 2
I2
∣∣∣
I1=0
. (B.16)
A crucial point of this approach is that “open” states have to be realized although this
requirement is hard to meet under RF circumstances. A similar approach demands for
a short circuit of one port, which becomes also critical if the measurements need to be
carried out under RF conditions.
An alternative way is to describe the device by means of its scattering matrix (S) which
relates the power levels of the incident (a1/2) and reflected signals (b1/2) at the input (1)
and the output port (2) of the device:(
b1
b2
)
=
(
S11 S12
S21 S22
)
︸ ︷︷ ︸
S
(
a1
a2
)
.
The scattering parameters S11, S12, S21, S22 can be determined for all frequencies by
performing the following measurement sequence:
S11 =
b1
a1
∣∣∣
a2=0
, S12 =
b1
a2
∣∣∣
a1=0
, S21 =
b2
a1
∣∣∣
a2=0
, S22 =
b2
a2
∣∣∣
a1=0
.
The advantage of this concept is that neither of the ports needs to be in an “open” or
“short” state which simplifies the task of characterizing the device drastically.
Setup and Execution Within the scope of this work, the S-parameters are determined
utilizing a network analyzer system (hp 8510XF) with a frequency range from 2GHz to
110GHz (figure B.11 ).
A RF signal is generated by means of an Oscillator (HP 83651B, Synthesized RF source)
ranging from 0.01GHz to 50GHz and is fed into a millimeter-wave controller (HP
E7341A), which passes the signal either to the left or to the right test head of the
system (HP E7352L/R). Through the ports of the test heads the incident signal is fed
to the device under test (DuT). The reflected signal propagates in opposite direction:
from the DuT via the ports into the test head.
By means of direction couplers the incident and the reflected signals are separated. The
signals are then mixed with a common LO signal, which is generated by an oscillator
having a frequency range from 0.01GHz to 20GHz (HP 83621B, Synthesized LO source).
The resulting IF signals are then fed into the network analyzer (HP 8510C). The DuT
is biased over a bias tee and a DC voltage source (HP 6626A DC Power Supply).
Analysis Having measured the S-parameters, various measures can be derived that
characterize the amplification of the device: Maximum stable gain (MSG), maximum
available gain (MAG), unilateral gain (GU), and current gain (h21). The formal ex-
pressions are listed in table B.1. The frequency at which h21 and MAG reach unity is
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T1 R1 R2 T2
Network Analyzer
LO
RF
DuTLeft Test Head
Right Test Head
b1 a1 a2 b2
Figure B.11: Setup of the S-parameter measurement system [154] (the DC bias
supply is not shown).
respectively defined as the cutoff frequency (fT) and the maximum frequency of oscilla-
tion (fmax).
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Measure Formal expression
Stability Factor K =
1+|S11·S22−S12·S21|
2−|S11|
2−|S22|
2
2|S12|·|S21|
Maximum Stable Gain MSG =
∣∣∣S21S12
∣∣∣
Maximum Available Gain MAG =
∣∣∣S21S12
∣∣∣ · (K −√K2 − 1)
Unilateral Gain GU =
∣∣∣ S21
S12
−1
∣∣∣2
2(K·
∣∣∣S21S12
∣∣∣−RE(S21S12 ))
Current Gain h21 =
−2S21
(1−S11)·(1+S22)+S12·S21
Table B.1: Measures to be derived from S-parameter measurements.
B.4 Load-Pull Measurement
In section B.3 the RF properties of a device is characterized by means of S-parameter
measurements. This measurement technique offers 50Ω load and source impedances and
feeds small-signals to the device in order to investigate the devices response as a function
of the applied biasing conditions.
These restrictions are obstacles on the way to describe the devices RF behavior com-
pletely. Load-Pull measurements are a means to circumvent these limitations, i.e. the
device can be investigated with matched source and load impedances and large-signals
can be applied. As a result of Load-Pull measurements the output power (Pout), gain
(G), and power added efficiency (ηPAE) of the device can be measured and extracted.
Setup The setup of the Load-Pull measurement system is as follows (see also illus-
tration in figure B.12): A RF signal is generated by means of an oscillator (hp8350B
Sweep Oscillator together with hp8359A Plug In [2.0GHz - 20GHz]) and sequentially
amplified (hp495A Microwave Amplifier [7.0GHz - 12.4GHz]). The signal power can be
modified additionally by means of two attenuators in series (controlled by Agilent11713A
Attenuator/ Switch Driver).
The forward signal is then split by a direction coupler, coupling a power meter to measure
the input power (PRFout , Channel A of hp438A Power Meter). A second direction coupler in
line, which is sensitive to wave propagating in reverse direction, couples a power meter
to measure the reflected power (Pref , hp436A Power Meter). After having passed the
coupling devices, the signal passes through a programmable tuner (Focus Microwaves
Model 2604) and finally reaches the DuT input, which is connected to the measurement
system by a RF probe station.
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The output signal of the DuT is led to a second programmable tuner (Focus Microwaves
Model 4006) and its power is measured by a power meter (PRFin , Channel B of hp438A
Power Meter). Both the input and the output of the device are biased by a bias-T and
a DC voltage supply. The programmable tuners are operated such that they form a
matched circuit together with the DuT. A PC controls both tuners and records PRFout ,
PRFin , and the DC conditions.
RF Amp
Tuner DuT Tuner Pout
Pin Prefl Vgs Vds
Figure B.12: Setup of the Load-Pull measurement system.
158 APPENDIX B. ELECTRICAL CHARACTERIZATION METHODS
Bibliography
[1] V. Adivarahan, M. Gaevski, W. H. Sun, H. Fatima, A. Koudymov, S. Saygi,
G. Simin, J. Yang, M. A. Khan, A. Tarakji, M. S. Shur, and R. Gaska, “Submicron
gate Si3N4/AlGaN/GaN-metal-insulator-semiconductor heterostructure field-effect
transistors,” IEEE Electron Device Letters, vol. 24, no. 9, pp. 541–543, 2003.
[2] V. V. Afanas´ev, A. Stesmans, C. Zhao, M. Caymax, T. Heeg, J. Schubert, Y. Jia,
D. G. Schlom, and G. Lucovsky, “Band alignment between (100)Si and complex
rare earth/transition metal oxides,” Applied Physics Letters, vol. 85, pp. 5917–
5919, 2004.
[3] E. Alekseev, S. Hsu, D. Pavlidis, T. Tsuchiya, and M. Kihara, “Broadband
AlGaN/GaN HEMT MMIC attenuators with high dynamic range,” in 30th Eu-
ropean Microwave Conference, 2000.
[4] O. Ambacher, J. Smart, J. Shealy, N. Weimann, K. Chu, M. Murphy, W. Schaff,
L. Eastman, R. Dimitrov, L. Wittmer, M. Stutzmann, W. Rieger, and J. Hilsen-
beck, “Two-dimensional electron gases induced by spontaneous and piezoelectric
polarization charges in N- and Ga-face AlGaN/GaN heterostructures,” Journal of
Applied Physics, vol. 85, pp. 3222–3232, 1999.
[5] R. L. Anderson, “Germanium-gallium arsenide heterojunction,” IBM Journal of
Research and Development, vol. 4, no. 3, pp. 283–287, 1960.
[6] Anonymus, “BAE systems gets $8m contract for GaN amplifier,” Compound Semi-
conductor, 23 August 2007.
[7] Anonymus, “Fujitsu unveils longest-lasting GaN HEMTs,” Compound Semicon-
ductor, 22 June 2007.
[8] Anonymus, “Impedance measurement handbook,” tech. rep., Agilent Technologies,
July 2006. Online Document, retrieved 2007 April 12.
[9] Anonymus, “Fujitsu smashes GaN HEMT power record,” Compound Semiconduc-
tor, 9 December 2003.
[10] Anonymus, “Agilent PN 4294a: New technologies for accurate impedance measure-
ment (40Hz to 110MHz),” tech. rep., Agilent Technologies, 2000. online document,
retrieved 2007 April 12.
160 BIBLIOGRAPHY
[11] S. Arulkumaran, T. Egawa, H. Ishikawa, T. Jimbo, and Y. Sano, “Surface passi-
vation effects on AlGaN/GaN high-electron-mobility transistors with SiO2, Si3N4,
and silicon oxynitride,” Applied Physics Letters, vol. 84, no. 4, pp. 613–615, 2004.
[12] S. Bahl and J. del Alamo, “A new drain-current injection technique for the mea-
surement of off-state breakdown voltage in FETs,” IEEE Transactions on Electron
Devices, vol. 40, no. 8, pp. 1558–1560, 1993.
[13] K. Balachander, S. Arulkumaran, T. Egawa, Y. Sano, and K. Baskar, “Demonstra-
tion of AlGaN/GaN metal-oxide-semiconductor high-electron-mobility transistors
with silicon-oxy-nitride as the gate insulator,” Materials Science and Engineering
B, vol. 119, no. 1, pp. 36–40, 2005.
[14] K. Balachander, S. Arulkumaran, Y. Sano, T. Egawa, and K. Baskar, “Fabrication
of AlGaN/GaN double-high-electron-mobility transistors using SiO2 and SiN as
gate insulators,” phys. stat. sol. (a), vol. 202, no. 4, pp. R32–R34, 2005.
[15] M. Balog, M. Schieber, M. Michman, and S. Patai, “Chemical vapor deposition
and characterization of HfO2 films from organo-hafnium compounds,” Thin Solid
Films, vol. 41, pp. 247–259, 1977.
[16] R. Behtash, H. Tobler, F.-J. Berlec, V. Ziegler, H. Leier, R. Balmer, T. Martin,
M. Neuburger, and H. Schumacher, “MMIC power amplifier based on AlGaN/GaN
HEMTs at 10GHz,” Electronics Letters, vol. 40, no. 9, pp. 564–566, 2004.
[17] J. Berna´t, Design, Fabrication and Characterization of HEMT Properties on
AlGaN/GaN Material System. PhD thesis, Fakulta¨t fu¨r Elektrotechnik und In-
formationstechnik der Rheinisch-Westfa¨lischen Technischen Hochschule Aachen,
2004.
[18] J. Berna´t, Fabrication and Characterisation of AlGaN/GaN High Electron Mobility
Transistors for Power Applications. PhD thesis, Fakulta¨t fu¨r Elektrotechnik und
Informationstechnik der RWTH-Aachen, 2006.
[19] J. Berna´t, P. Javorka, M. Marso, and P. Kordosˇ, “Conductivity and hall effect
measurements on intentionally undoped and doped AlGaN/GaN heterostructures
before and after passivation,” Applied Physics Letters, vol. 83, p. 5455 ff., 2003.
[20] J. Berna´t, P. Javorka, M. Wolter, A. Fox, M. Marso, and P. Kordosˇ, “Influence of
layer structure and surface passivation on performance of AlGaN/GaN HEMTs on
Si and SiC substrates,” International Semiconductor Device Research Symposium,
pp. 437–438, 2003.
[21] J. Berna´t, M. Wolter, A. Fox, M. Marso, J. Flynn, G. Brandes, and P. Kordosˇ, “Im-
pact of layer structure on performance of unpassivated AlGaN/GaN/SiC HEMTs,”
Electronics Letters, vol. 40, no. 1, pp. 78–79, 2004.
[22] H. Birey, “Thickness dependence of the dielectric constant and resistance of Al2O3
films.,” Journal of Applied Physics, vol. 48, pp. 5209–5212, 1977.
BIBLIOGRAPHY 161
[23] S. Chalermwisutkul, Large Signal Modeling of GaN HEMTs for UMTS Base Sta-
tion Power Amplifier Design Taking into Account Memory Effects. PhD thesis,
Fakulta¨t fu¨r Elektrotechnik und Informationstechnik der RWTH-Aachen, 2007.
[24] Y. Chang, K. Y. Tong, and C. Surya, “Numerical simulation of currentvoltage char-
acteristics of AlGaN/GaN HEMTs at high temperatures,” Semiconductor Science
and Technology, vol. 20, no. 2, pp. 188–192, 2005.
[25] Y. Z. Chiou, S. J. Chang, Y. K. Su, C. K. Wang, T. K. Lin, and B.-R. Huang,
“Photo-CVD SiO2 layers on AlGaN and AlGaN-GaN MOSHFET,” IEEE Trans-
actions on Electron Devices, vol. 50, no. 8, pp. 1748–1752, 2003.
[26] K. Chu, P. Chao, M. Pizzella, R. Actis, D. Meharry, K. Nichols, R. Vaudo, X. Xu,
J. Flynn, J. Dion, and G. Brandes, “9.4W/mm power density AlGaN-GaN HEMTs
on free-standing GaN substrates,” IEEE Electron Device Letters, vol. 25, no. 9,
pp. 596–598, 2004.
[27] Y. Chung, C. Hang, S. Cai, Y. Qian, C. Wen, K. Wang, and T. Itoh, “AlGaN/GaN
HFET power amplifier integrated with microstrip antenna for rf front-end appli-
cations,” IEEE Transactions on Microwave Theory and Techniques, vol. 51, no. 2,
pp. 653–659, 2003.
[28] N. Corporation, “Nptb00025 datasheet.” internet, URL: http://www.nitronex.com
/solutions/NPTB00025/NPTB00025
[29] A. A. Dakhel, “Characterisation of oxidised gadolinium film deposited on Si (1 0
0) substrate,” Journal of Alloys and Compounds, vol. 388, pp. 177–185, 2005.
[30] M. B. Das, “HEMT device physics and models,” in HEMTs and HBTs (F. Ali and
A. Gupta, eds.), pp. 11–75, Artech House, Norwood, MA, 1991.
[31] R. Dietrich, A. Wieszt, A.and Vescan, R. Leier, H.and Stenzel, and W. Klix,
“Power handling limits and degradation of large area AlGaN/GaN RF-HEMTs,”
Solid-State Electronics, vol. 47, pp. 123–125, 2003.
[32] N. V. Drozdovski and R. H. Caverly, “GaN-based high electron-mobility transis-
tors for microwave and rf control applications,” IEEE Transactions on Microwave
Theory and Techniques, vol. 50, no. 1, pp. 4–8, 2002.
[33] D. C. Dumka, C. Lee, H. Q. Tserng, P. Saunier, and M. Kumar, “AlGaN/GaN
HEMTs on Si substrate with 7W/mm output power density at 10GHz,” Electron-
ics Letters, vol. 40, no. 16, 2004.
[34] M. Farahmand, C. Garetto, E. Bellotti, K. Brennan, M. Goano, E. Ghillino,
G. Ghione, J. D. Albrecht, and P. P. Ruden, “Monte carlo simulation of elec-
tron transport in the III-nitride wurtzite phase materials system: Binaries and
ternaries,” IEEE Transactions on Electron Devices, vol. 48, pp. 535–542, 2001.
162 BIBLIOGRAPHY
[35] M. Fieger, M. Eickelkamp, L. Rahimzadeh Koshroo, A. Dikme, Y.and Noculak,
H. Kalisch, M. Heuken, R. H. Jansen, and A. Vescan, “MOVPE, processing and
characterization of AlGaN/GaN HEMTs with different Al concentrations on silicon
substrates,” Journal of Crystal Growth, vol. 298, p. 843847, 2007.
[36] M. Fieger, D. L. Vu, A. Szymakowski, H. Kalisch, M. Heuken, R. H. Jansen,
E. Piner, K. Linthicum, and A. Vescan, “Surface processing and annealing effects
on Ni/Au-based schottky contacts on AlGaN/GaN heterostructures,” in IEEE
EDS Workshop on Advanced Electron Devices, Duisburg, 13-14 June 2006.
[37] M. V. Fischetti, D. A. Neumayer, and E. A. Cartier, “Effective electron mobility
in Si inversion layers in metaloxidesemiconductor systems with a high-k insula-
tor: The role of remote phonon scattering,” Journal of Applied Physics, vol. 90,
pp. 4587–4608, 2001.
[38] E. Frayssinet, W. Knap, P. Lorenzini, N. Grandjean, J. Massies, C. Skierbiszewski,
T. Suski, I. Grzegory, S. Porowski, G. Simin, X. Hu, M. Khan, M. Shur, R. Gaska,
and D. Maude, “High electron mobility in AlGaN/GaN heterostructures grown on
bulk GaN substrates,” Applied Physics Letters, vol. 77, pp. 2551–2553, October
2000.
[39] J. C. Freeman, “Basic equations for the modeling of gallium nitride (GaN)
high electron mobility transistors (HEMTs),” Technical Memorandum TM-2003-
211983, National Aeronautics and Space Administration (NASA), 2003.
[40] B. Gaffey, L. Guido, X. Wang, and T. Ma, “High-quality oxide/nitride/oxide gate
insulator for GaNMIS structures,” IEEE Transactions on Electron Devices, vol. 48,
no. 3, pp. 458–464, 2001.
[41] S. Gao, H. Xu, S. Heikman, U. Mishra, and R. York, “Two-stage quasi-class-e
power amplifier in GaN HEMT technology,” IEEE Microwave and Wireless Com-
ponents Letters, vol. 16, no. 1, pp. 28–30, 2006.
[42] B. Gila, F. Renb, and C. Abernathya, “Novel insulators for gate dielectrics and
surface passivation of GaN-based electronic devices,” Materials Science and Engi-
neering (R), vol. 44, no. 6, pp. 151–184, 2004.
[43] J. Gillespie, R. Fitch, J. Sewell, R. Dettmer, G. Via, A. Crespo, T. Jenkins, B. Luo,
R. Mehandru, J. Kim, F. Ren, B. Gila, A. Onstine, C. Abernathy, and S. Pearton,
“Effects of Sc2O3 and MgO passivation layers on the output power of AlGaN/GaN
HEMTs,” IEEE Electron Device Letters, vol. 23, no. 9, pp. 505–507, 2002.
[44] B. Green, K. Chu, E. Chumbes, J. Smart, J. Shealy, and L. Eastman, “The effect
of surface passivation on the microwave characteristics of undoped AlGaN/GaN
HEMTs,” IEEE Electron Device Letters, vol. 21, no. 6, pp. 268–270, 2000.
[45] B. Green, V. Tilak, S. Lee, H. Kim, J. Smart, K. Webb, J. Shealy, and L. Eastman,
“High-power broad-band AlGaN/GaN HEMT MMICs on SiC substrates,” IEEE
BIBLIOGRAPHY 163
Transactions on Microwave Theory and Techniques, vol. 49, no. 12, pp. 2486–2493,
2001.
[46] H. Hardtdegen, A. Kaluza, D. Gauer, M. v. d. Ahe, M. Grimm, P. Kaufmann, and
L. Kadinski, “On the influence of gas inlet configuration with respect to homo-
geneity in a horizontal single wafer MOVPE reactor,” Journal of Crystal Growth,
vol. 223, no. 1-2, pp. 15–20, 2001.
[47] H. Hasegawa, T. Inagaki, S. Ootomo, and T. Hashizume, “Mechanisms of cur-
rent collapse and gate leakage currents in AlGaN/GaN heterostructure field effect
transistors,” Journal of Vacuum Science and Technology B, vol. 21, no. 4, pp. 1844–
1855, 2003.
[48] T. Hashizume, S. Ootomo, and H. Hasegawa, “Suppression of current collapse in
insulated gate AlGaN/GaN heterostructure field-effect transistors using ultrathin
Al2O3 dielectric,” Applied Physics Letters, vol. 83, no. 14, pp. 2952–2954, 2003.
[49] T. Hashizume, S. Ootomo, T. Inagaki, and H. Hasegawa, “Surface passivation of
GaN and GaN/AlGaN heterostructures by dielectric films and its application to
insulated-gate heterostructure transistors,” Journal of Vacuum Science and Tech-
nology B, vol. 21, no. 4, pp. 1828–1838, 2003.
[50] T. Heeg, M. Wagner, J. Schubert, C. Buchal, M. Boese, M. Luysberg, E. Cicerrella,
and J. Freeouf, “Rare-earth scandate single- and multi-layer thin films as alter-
native gate oxides for microelectronic applications,” Microelectronic Engineering,
vol. 80, pp. 150–153, 2006.
[51] D. C. Herbert, M. J. Uren, B. T. Hughes, D. G. Hayes, J. C. H. Birbeck, R. Balmer,
T. Martin, G. C. Crow, R. A. Abram, M. Walmsley, R. A. Davies, R. H. Wallis,
W. A. Phillips, and S. Jones, “Monte carlo simulations of AlGaN/GaN hetero-
junction field-effect transistors (HFETs),” J. Phys.: Condens. Matter, vol. 14,
pp. 3479–3497, 2002.
[52] X. Hu, J. Deng, N. Pala, R. Gaska, M. Shur, C. Chen, J. Yang, G. Simin, M. Khan,
J. Rojo, and L. Schowalter, “AlGaN/GaN heterostructure field-effect transistors
on single-crystal bulk AlN,” Applied Physics Letters, vol. 82, no. 8, pp. 1299–1301,
2003.
[53] J. P. Ibbetson, P. T. Fini, K. D. Ness, S. P. DenBaars, J. S. Speck, and
U. K. Mishra, “Polarization effects, surface states, and the source of electrons
in AlGaN/GaN heterostructure field effect transistors,” Applied Physics Letters,
vol. 77, no. 2, pp. 250–252, 2000.
[54] M. Indlekofer and J. Malindretos, “Wingreen intergated simulation
package.” available free of charge via the internet: http://www.fz-
juelich.de/ibn/mbe/software.html, Sept. 2007.
[55] Y. Irokawa, B. Luo, F. Ren, B. Gila, C. Abernathy, S. Pearton, C.-C. Pan, G.-
T. Chen, J.-I. Chyi, S. Park, and Y. Park, “Reduction of surface-induced current
164 BIBLIOGRAPHY
collapse in AlGaN/GaN HFETs on freestanding GaN substrates,” Electrochemical
and Solid-State Letters, vol. 7, no. 9, pp. G188–G191, 2004.
[56] H. Ishida, Y. Hirose, T. Murata, Y. Ikeda, T. Matsuno, K. Inoue, Y. Uemoto,
T. Tanaka, T. Egawa, and D. Ueda, “A high-power rf switch IC using AlGaN/GaN
HFETs with single-stage configuration,” IEEE Transactions on Electron Devices,
vol. 52, no. 8, pp. 1893–1899, 2005.
[57] ITRS. Online Document. retrieved 2008 October 2008.
[58] H. W. Jang, C. M. Jeon, K. H. Kim, J. K. Kim, S.-B. Bae, J. W. Lee, H.-
J. Choi, and J.-L. Lee, “Mechanism of two-dimensional electron gas formation
in AlxGa1−xN/GaN heterostructures,” Applied Physics Letters, vol. 81, no. 7,
pp. 1249–1251, 2002.
[59] P. Javorka, Fabrication and Characterization of AlGaN/GaN High Electron Mobil-
ity Transistors. PhD thesis, Fakulta¨t fu¨r Elektrotechnik und Informationstechnik
der Rheinisch-Westfa¨lischen Technischen Hochschule Aachen, Feb. 2004.
[60] P. Javorka, A. Alam, A. Fox, M. Marso, M. Heuken, and P. Kordosˇ, “AlGaN/GaN
HEMTs on silicon substrates with fT of 32/20GHz and fmax of 27/22GHz for
0.5/0.7µm gate length,” Electronics Letters, vol. 38, no. 6, 2002.
[61] P. Javorka, J. Berna´t, A. Fox, M. Marso, H. Luth, and P. Kordosˇ, “Influence of
SiO2 and Si3N4 passivation on AlGaN/GaN/Si HEMT performance,” Electronics
Letters, vol. 39, p. 1155 ff., 2003.
[62] J. W. Johnson, J. Han, A. G. Baca, R. D. Briggs, R. J. Shul, J. R. Wendt,
C. Monier, F. Ren, B. Luo, and S. N. G. Chu, “Comparison of AlGaN/GaN high
electron mobility transistors grown on AlN/SiC templates or sapphire,” Solid-State
Electronics, vol. 46, no. 4, pp. 513–523, 2002.
[63] B. S. Kang, S. Kim, F. Ren, B. P. Gila, C. R. Abernathy, and S. J. Pearton,
“AlGaN/GaN-based diodes and gateless HEMTs for gas and chemical sensing,”
IEEE Sensors Journal, vol. 5, no. 4, pp. 677–680, 2005.
[64] V. Kaper, R. Thompson, T. Prunty, and J. Shealy, “Signal generation, control,
and frequency conversion AlGaN/GaN HEMT MMICs,” IEEE Transactions on
Microwave Theory and Techniques, vol. 53, no. 1, pp. 55–65, 2005.
[65] V. Kaper, V. Tilak, H. Kim, A. Vertiatchikh, R. Thompson, T. Prunty, L. East-
man, and J. Shealy, “High-power monolithic AlGaN/GaN HEMT oscillator,” IEEE
Journal of Solid-State Circuits, vol. 38, no. 9, pp. 1457–1461, 2003.
[66] A. Kawano, N. Adachi, Y. Tateno, S. Mizuno, N. Ui, J. Nikaido, and S. Sano,
“High-efficiency and wide-band single-ended 200W GaN HEMT power amplifier
for 2.1GHzW − CDMA base station application,” in Asia-Pacific Microwave Con-
ference (APMC), 2005.
BIBLIOGRAPHY 165
[67] M. A. Khan, R. A. Skogman, R. G. Schulze, and M. Gershenzon, “Properties
and ion implantation of AlxGa1?xN epitaxial single crystal films prepared by low
pressure metalorganic chemical vapor deposition,” Applied Physics Letters, vol. 43,
p. 492, 1983.
[68] M. Khan, H. Nakayama, T. Detchprohm, K. Hiramatsu, and N. Sawaki, “A study
on barrier height of Au-AlxGa1−xN schottky diodes in the range 0 < x < 0.20,”
Solid-State Electronics, vol. 41, no. 2, pp. 287–294, 1997.
[69] M. Khan, X. Hu, A. Tarakji, G. Simin, J. Yang, R. Gaska, and M. Shur,
“AlGaN/GaNmetal-oxide-semiconductor heterostructure field-effect transistors on
SiC substrates,” Applied Physics Letters, vol. 77, no. 9, pp. 1339–1341, 2000.
[70] M. Khan, M. Shur, Q. Chen, and J. Kuznia, “Current/voltage characteristic col-
lapse in AlGaN/GaN heterostructure insulated gate field effect transistors at high
drain bias,” Electronics Letters, vol. 30, no. 25, pp. 2175–2176, 1994.
[71] M. Khan, J. Yang, W. Knap, E. Frayssinet, X. Hu, G. Simin, P. Prystawko,
M. Leszczynski, I. Grzegory, S. Porowski, R. Gaska, M. Shur, B. Beaumont,
M. Teisseire, and G. Neu, “GaN-AlGaN heterostructure field-effect transistors over
bulk GaN substrates,” Applied Physics Letters, vol. 76, no. 25, pp. 3807–3809, 2000.
[72] T. Kikkawa, E. Mitani, K. Joshin, S. Yokokawa, and Y. Tateno, “An over 100W
cw output power amplifier using AlGaN/GaN HEMTs,” in The International Con-
ference on Compound Semiconductor Manufacturing Technology, 2004.
[73] J. Kim, B. Gila, R. Mehandru, J. Johnson, J. Shin, K. Lee, B. Luo, A. Onstine,
C. Abernathy, S. Pearton, and F. Ren, “Electrical characterization of GaN metal
oxide semiconductor diodes using MgO as the gate oxide,” Journal of the Electro-
chemical Society, vol. 149, no. 8, pp. G482–G484, 2002.
[74] J. Kotani, T. Hashizume, and H. Hasegawa, “Analysis and control of excess leakage
currents in nitride-based schottky diodes based on thin surface barrier model,”
Journal of Vacuum Science and Technology B, vol. 22, no. 4, pp. 2179–2189, 2004.
[75] A. Koudymov, V. Adivarahan, J. Yang, G. Simin, and M. A. Khan, “Mechanism
of current collapse removal in field-plated nitride HFETs,” IEEE Electron Device
Letters, vol. 26, no. 10, pp. 704–706, 2005.
[76] A. Koudymov, X. Hu, K. Simin, G. Simin, M. Ali, J. Yang, and M. Khan, “Low-
loss high power RF switching using multifinger AlGaN/GaN MOSHFETs,” IEEE
Electron Device Letters, vol. 23, no. 8, pp. 449–451, 2002.
[77] H. Kroemer, “Nobel lecture: Quasielectric fields and band offsets: teaching elec-
trons new tricks,” Reviews of Modern Physics, vol. 73, pp. 783–793, 2001.
[78] V. Kumar, G. Chen, S. Guo, and I. Adesida, “Field-plated 0.25-µm gate-length
AlGaN/GaN HEMTs with varying field-plate length,” IEEE Transactions on Elec-
tron Devices, vol. 53, pp. 1477–1480, 2006.
166 BIBLIOGRAPHY
[79] J. Kuzmik, D. Pogany, E. Gornik, P. Javorka, and P. Kordosˇ, “electrical overstress
in AlGaN/GaN HEMTs: study of degradation processes,” Solid-State Electronics,
vol. 48, pp. 271–276, 2004.
[80] J. Kuzmik, P. Javorka, M. Marso, and P. Kordosˇ, “Annealing of schottky contacts
deposited on dry etched AlGaN/GaN,” Semiconductor Science and Technology,
vol. 17, pp. L76–L78, 2002.
[81] J. R. LaRoche, B. Luo, F. Ren, K. H. Baik, D. Stodilka, B. Gila, C. R. Abernathy,
S. J. Pearton, A. Usikov, and D. Tsvetkov, “GaN/AlGaN HEMTs grown by hydride
vapor phase epitaxy on AlN/SiC substrates,” Solid-State Electronics, vol. 48, no. 1,
pp. 193–196, 2004.
[82] J.-W. Lee, L. Eastman, and K. Webb, “A gallium-nitride push-pull microwave
power amplifier,” IEEE Transactions on Microwave Theory and Techniques,
vol. 51, no. 11, pp. 2243–2249, 2003.
[83] M. Leskela¨, K. Kukli, and M. Ritala, “Rare-earth oxide thin films for gate di-
electrics in microelectronics,” Journal of Alloys and Compounds, vol. 418, pp. 27–
34, 2006.
[84] J.-P. Locquet, C. Marchiori, M. Sousa, J. Fompeyrine, and J. W. Seo, “High-k
dielectrics for the gate stack,” Journal of Applied Physics, vol. 100, pp. 051610–1–
051610–14, 2006.
[85] S. Lucyszyn, “Power-added efficiency errors with rf power amplifiers,” International
Journal of Electronics, vol. 82, no. 3, pp. 303–312, 1997.
[86] B. Luo, J. Johnson, B. Gila, A. Onstine, C. Abernathy, F. Ren, S. Pearton, A. Baca,
A. Dabiran, A. Wowchack, and P. Chow, “Surface passivation of AlGaN/GaN
HEMTs using MBE-grown MgO or Sc2O3,” Solid-State Electronics, vol. 46, no. 4,
pp. 467–476, 2002.
[87] B. Luo, J. Kim, F. Ren, A. Baca, R. Briggs, B. Gila, A. Onstine, K. Allums,
C. Abernathy, S. Pearton, R. Dwivedi, T. Fogarty, and R. Wilkins, “Effect of high-
energy proton irradiation on dc characteristics and current collapse in MgO and
Sc2O3 passivated AlGaN/GaN HEMTs,” Electrochemical and Solid-State Letters,
vol. 6, no. 3, pp. G31–G33, 2003.
[88] B. Luo, J. Kim, F. Ren, J. Gillespie, R. Fitch, J. Sewell, R. Dettmer, G. Via,
A. Crespo, T. Jenkins, B. Gila, A. Onstine, K. Allums, C. Abernathy, S. Pearton,
R. Dwivedi, T. Fogarty, and R. Wilkins, “Electrical characteristics of proton-
irradiated Sc2O3 passivated AlGaN/GaN high electron mobility transistors,” Ap-
plied Physics Letters, vol. 82, no. 9, pp. 1428–1430, 2003.
[89] B. Luo, R. Mehandru, B. Kang, J. Kim, F. Ren, B. Gila, A. Onstine, C. Abernathy,
S. Pearton, D. Gotthold, R. Birkhahn, B. Peres, R. Fitch, J. Gillespie, T. Jenkins,
J. Sewell, D. Via, and A. Crespo, “Small signal measurement of Sc2O3 AlGaN/GaN
MOS-HEMTs,” Solid-State Electronics, vol. 48, no. 2, pp. 355–358, 2004.
BIBLIOGRAPHY 167
[90] B. Luo, R. Mehandru, J. Kim, F. Ren, B. Gila, A. Onstine, C. Abernathy,
S. Pearton, R. Fitch, J. Gillespie, T. Jenkins, J. Sewell, D. Via, A. Crespo, and
Y. Irokawa, “Comparison of surface passivation on films for reduction of current
collapse in AlGaN/GaN high electron mobility transistors,” in IEEE Lester East-
man conference on high performance devices, Newark DE, pp. 477–486, 6-8 August
2002.
[91] B. Luo, R. Mehandru, J. Kim, F. Ren, B. Gila, A. Onstine, C. Abernathy,
S. Pearton, R. Fitch, J. Gillespie, T. Jenkins, J. Sewell, D. Via, A. Crespo, and
Y. Irokawa, “Comparison of surface passivation films for reduction of current col-
lapse in AlGaN/GaN high electron mobility transistors,” Journal of The Electro-
chemical Society, vol. 149, no. 11, pp. G613–G619, 2002.
[92] B. Luo, R. Mehandru, J. Kim, F. Ren, B. Gila, A. Onstine, C. Abernathy,
S. Pearton, R. Fitch, J. Gillespie, R. Dellmer, T. Jenkins, J. Sewell, D. Via,
and A. Crespo, “The role of cleaning conditions and epitaxial layer structure on
reliability of Sc2O3 and MgO passivation on AlGaN/GaN HEMTs,” Solid-State
Electronics, vol. 46, no. 12, pp. 2185–2190, 2002.
[93] N. Maeda, T. Tawara, T. Saitoh, K. Tsubaki, and N. Kobayashi, “Doping design
of GaN-based heterostructure field-effect transistors with high electron density for
high-power applications,” Physica Status Solidi A, vol. 200, no. 1, pp. 168–174,
2003.
[94] M. Marso, J. Berna´t, P. Javorka, A. Fox, and P. Kordosˇ, “Influence of carrier supply
doping on the rf properties of AlGaN/GaN/SiC high-electron-mobility transistors,”
phys. stat. solidi (c), vol. 2, no. 7, pp. 2611–2614, 2005.
[95] M. Marso, J. Berna´t, P. Javorka, and P. Kordosˇ, “Influence of a carrier supply layer
on carrier density and drift mobility of AlGaN/GaN/SiC high-electron-mobility
transistors,” Applied Physics Letters, pp. 2928–2930, 2004.
[96] L. S. McCarthy, I. P. Smorchkova, H. Xing, P. Kozodoy, P. Fini, J. Limb, D. L.
Pulfrey, J. S. Speck, S. P. Rodwell, M.and DenBaars, and Mishra, “GaN HBT:
Toward an rf device,” IEEE Transactions on Electron Devices, vol. 48, pp. 543–
551, 2001.
[97] R. Mehandru, B. Gila, J. Kim, J. Johnson, K. Lee, B. Luo, A. Onstine, C. Aber-
nathy, S. Pearton, and F. Ren, “Electrical characterization of GaN metal oxide
semiconductor diode using Sc2O3 as the gate oxide,” Electrochemical and Solid-
State Letters, vol. 5, no. 7, pp. G51–G53, 2002.
[98] R. Mehandru, B. Luo, B. S. Kang, J. Kim, F. Ren, S. J. Pearton, C. C. Pan,
G. T. Chen, and J.-I. Chyi, “AlGaN/GaN HEMT based liquid sensors,” Solid-
State Electronics, vol. 48, no. 2, pp. 351–353, 2004.
[99] R. Mehandru, B. Luo, J. Kim, F. Ren, B. Gila, A. Onstine, C. Abernathy,
S. Pearton, D. Gotthold, R. Birkhahn, B. Peres, R. Fitch, J. Gillespie, T. Jenkins,
168 BIBLIOGRAPHY
J. Sewell, D. Via, and A. Crespo, “AlGaN/GaN metal-oxide-semiconductor high
electron mobility transistors using Sc2O3 as the gate oxide and surface passivation,”
Applied Physics Letters, vol. 82, no. 15, pp. 2530–2532, 2003.
[100] G. Meneghesso, G. Verzellesi, R. Pierobon, F. Rampazzo, A. Chini, U. Mishra,
C. Canali, and E. Zanoni, “Surface-related drain current dispersion effects in
AlGaN-GaN HEMTs,” IEEE Transactions on Electron Devices, vol. 51, no. 10,
pp. 1554–1561, 2004.
[101] E. J. Miller, E. T. Yu, P. Waltereit, and J. S. Speck, “Analysis of reverse-bias
leakage current mechanisms in GaN grown by molecular-beam epitaxy,” Applied
Physics Letters, vol. 84, no. 4, pp. 535–537, 2004.
[102] A. Mills, “Progress in wide bandgap technology,” III-Vs Review, vol. 16, pp. 38–41,
June/July 2003.
[103] U. K. Mishra, P. Parikh, and Y.-F. Wu, “AlGaN/GaN HEMTs - an overview of
device operation and applications,” Proceedings of the IEEE, vol. 90, pp. 1022–
1031, 2002.
[104] E. Mitani, M. Aojima, A. Maekawa, and S. Sano, “An 800-W AlGaN/GaN HEMT
for S-band high-power application,” in The International Conference on Compound
Semiconductor Manufacturing Technology, 2007.
[105] J. Mittereder, S. Binari, P. Klein, J. Roussos, D. Katzer, D. Storm, D. Koleske,
A. Wickenden, and R. Henry, “Current collapse induced in AlGaN/GaN high-
electron-mobility transistors by bias stress,” Applied Physics Letters, vol. 83,
pp. 1650–1652, August 2003.
[106] N. Miura, T. Nanjo, M. Suita, T. Oishi, Y. Abe, T. Ozeki, H. Ishikawa, T. Egawa,
and T. Jimbo, “Thermal annealing effects on Ni/Au based schottky contacts on
n-GaN and AlGaN/GaN with insertion of high work function metal,” Solid-State
Electronics, vol. 48, no. 5, pp. 689–695, 2004.
[107] N. Miura, T. Oishi, T. Nanjo, M. Suita, Y. Abe, T. Ozeki, H. Ishikawa, and
T. Egawa, “Effects of interfacial thin metal layer for high-performance Pt-Au-
based schottky contacts to AlGaN-GaN,” IEEE Transactions on Electron Devices,
vol. 51, no. 3, pp. 297–303, 2004.
[108] M. Miyoshi, H. Ishikawa, T. Egawa, K. Asai, M. Mouri, T. Shibata, M. Tanaka, and
O. Oda, “High-electron-mobility AlGaN/AlN/GaN heterostructures grown on 100-
mm-diam epitaxial AlN/sapphire templates by metalorganic vapor phase epitaxy,”
Applied Physics Letters, vol. 85, no. 10, pp. 1710–1712, 2004.
[109] D. S. L. Mui, Z. Wang, and H. Morko, “A review of IIIV semiconductor based
metal-insulator-semiconductor structures and devices,” Thin Solid Films, vol. 231,
pp. 107–124, 1993.
BIBLIOGRAPHY 169
[110] S. Nakamura and G. Fasol, The blue laser diode : GaN based light emitters and
lasers. Berlin et al., 1997.
[111] T. Nanjo, N. Miura, T. Oishi, M. Suita, Y. Abe, T. Ozeki, S. Nakatsuka, A. Inoue,
T. Ishikawa, Y. Matsuda, H. Ishikawa, and T. Egawa, “Improvement of DC and
RF characteristics of AlGaN/GaN high electron mobility transistors by thermally
annealed Ni/Pt/Au schottky gate,” Japanese Journal of Applied Physics, vol. 43,
no. 4B, pp. 1925–1929, 2004.
[112] M. Ochiai, M. Akita, Y. Ohno, S. Kishimoto, K. Maezawa, and T. Mizu-
tani, “AlGaN/GaN heterostructure metal-insulator-semiconductor high-electron-
mobility transistors with Si3N4 gate insulator,” Japanese Journal of Applied
Physics, vol. 42, no. 4B, pp. 2278–2280, 2003.
[113] V. Paidi, S. Xie, R. Coffie, B. Moran, S. Heikman, S. Keller, A. Chini, S. DenBaars,
U. Mishra, S. Long, and M. Rodwell, “High linearity and high efficiency of class-b
power amplifiers in GaN HEMT technology,” IEEE Transactions on Microwave
Theory and Techniques, vol. 51, no. 2, pp. 643–652, 2003.
[114] K.-Y. Park, H.-I. Cho, J.-H. Lee, S.-B. Bae, C.-M. Jeon, J.-L. Lee, D.-Y. Kim, C.-
S. Lee, and J.-H. Lee, “Fabrication of AlGaN/GaN MIS− HFET using an Al2O3
high k dielectric,” physica status solidi (c), vol. 0, no. 7, pp. 2351–2354, 2003.
[115] F. A. Ponce, GaN and related materials, vol. 2 of Optoelectronic properties of
semiconductors and superlattices, ch. Microstructure of epitaxial III− V nitride
thin films, pp. 141–170. Gordon and Breach Science, 1997.
[116] D. Qiao, L. S. Yu, S. S. Lau, J. M. Redwing, J. Y. Lin, and H. X. Jiang, “De-
pendence of Ni/AlGaN schottky barrier height on Al mole fraction,” Journal of
Applied Physics, vol. 87, no. 2, pp. 801–804, 2000.
[117] F. van Raay, R. Quay, R. Kiefer, F. Benkhelifa, B. Raynor, W. Pletschen,
M. Kuri, H. Massler, S. Muller, M. Dammann, M. Mikulla, M. Schlechtweg, and
G. Weimann, “A coplanar X-band AlGaN/GaN power amplifier MMIC on s.i.
SiC substrate,” IEEE Microwave and Wireless Components Letters, vol. 15, no. 7,
pp. 460–462, 2005.
[118] F. Rampazzo, Current instabilities, passivation effects and other reliability aspects
in AlGaN/GaN HEMTs for microwave applications. PhD thesis, Universit ‘a degli
studi di Padova Dipartimento di Ingegneria dell’ Informatione, 2004.
[119] J. Robertson, “High dielectric constant oxides,” The European Physical Journal
Applied Physics, vol. 28, pp. 265–291, 2004.
[120] J. Robertson and B. Falabretti, “Band offsets of high k gate oxides on high mobility
semiconductors,” Materials Science and Engineering (B), vol. 135, pp. 267–271,
2006.
170 BIBLIOGRAPHY
[121] W. Saito, M. Kuraguchi, Y. Takada, K. Tsuda, I. Omura, and T. Ogura, “Influence
of surface defect charge at AlGaN-GaN-HEMT upon schottky gate leakage current
and breakdown voltage,” IEEE Transactions on Electron Devices, vol. 52, no. 2,
pp. 159–164, 2005.
[122] W. Saito, Y. Takada, M. Kuraguchi, K. Tsuda, I. Omura, and T. Ogura, “De-
sign and demonstration of high breakdown voltage GaN high electron mobility
transistor (HEMT) using field plate structure for power electronics applications,”
Japanese Journal of Applied Physics, vol. 43, no. 4B, pp. 2239–42, 2004.
[123] P. Saunier, “GaN technology overview: Accomplishments and challenges,” in Gal-
lium Arsenide applications symposium (GAAS), Amsterdam, 11-12 Oct. 2004.
[124] J. Schalwig, G. Mu¨ller, M. Eickhoff, O. Ambacher, and M. Stutzmann, “Gas
sensitive GaN/AlGaN-heterostructures,” Sensors and Actuators, vol. B87, no. 3,
pp. 425–430, 2002.
[125] F. Schwierz and O. Ambacher, “Recent advances in GaN HEMT development,” in
The 11th IEEE Int. Symp. on Electron Devices for Microwave and Optoelectronic
Applications (EDMO), Orlando, FL, pp. pp. 204–209, 17-18 Nov. 2003.
[126] R. Schwindt, V. Kumar, O. Aktas, J.-W. Lee, and I. Adesida, “AlGaN/GaN
HEMT-based fully monolithic X-band low noise amplifier,” Phys. Stat. Sol. (c),
vol. 7, pp. 2361–2364, 2005.
[127] M. Seelmann-Eggebert, P. Meisen, F. Schaudel, P. Koidl, A. Vescan, and H. Leier,
“Heat-spreading diamond films for GaN-based high-power transistor devices,” Di-
amond and Related Materials, vol. 10, pp. 744–749, 2001.
[128] S. Seo, D. Pavlidis, and J. Moon, “Wideband balanced AlGaN/GaN HEMT MMIC
low noise amplifier,” Electronics Letters, vol. 41, no. 16, pp. 909–911, 2005.
[129] T. Shibata, K. Asai, S. Sumiya, M. Mouri, M. Tanaka, O. Oda, H. Katsukawa,
H. Miyake, and K. Hiramatsu, “High-quality AlN epitaxial films on (0001)-faced
sapphire and 6H-SiC substrate,” physica status solidi (c), vol. 0, no. 7, pp. 2023–
2026, 2003.
[130] K. Shiojima, T. Makimura, T. Maruyama, T. Kosugi, T. Suemitsu, N. Shigekawa,
M. Hiroki, and H. Yokoyama, “Dual-gate AlGaN/GaN high-electron-mobility tran-
sistors with short gate length for high-power mixers,” Phys. Stat. Sol. (c), vol. 3,
pp. 469–472, 2006.
[131] G. Simin, X. Hu, N. Ilinskaya, A. Kumar, A. Koudymov, J. Zhang, M. Asif Khan,
R. Gaska, and M. Shur, “7.5 kW/mm2 current switch using AlGaN/GaN metal-
oxide-semiconductor heterostructure field effect transistors on SiC substrates,”
Electronics Letters, vol. 36, no. 24, pp. 2043–2044, 2000.
[132] R. Steins, New Process Approaches to Metalorganic Vapor Phase Epitaxy of III-
nitrides for high power HEMTs. PhD thesis, Fakulta¨t fu¨r Elektrotechnik und
BIBLIOGRAPHY 171
Informationstechnik der Rheinisch-Westfa¨lischen Technischen Hochschule Aachen,
2006.
[133] A. M. Stoneham, J. L. Gavartin, and A. L. Shluger, “The oxide gate dielectric: do
we know all we should?,” J. Phys.: Condens. Matter, vol. 17, pp. S2027–S2049,
2005.
[134] S. M. Sze, Modern semiconductor device physics. John Wiley & Sons Inc., New
York et al., 1998.
[135] S. M. Sze, Semiconductor Devices, Physics and Technology. John Wiley & Sons
Inc., New York et al., 1985.
[136] S. M. Sze, Physics of Semiconductor Devices. New York et al., 1981.
[137] W. Tan, P. Houston, G. Hill, R. Airey, and P. Parbook, “Influence of dual-
frequency plasma-enhanced chemical-vapor deposition Si3N4 passivation on the
electrical characteristics of AlGaN/GaN heterostructure field-effect transistors,”
Journal of Electronic Materials, vol. 33, no. 5, p. 400, 2004.
[138] W. S. Tan, P. A. Houston, P. J. Parbrook, D. A. Wood, G. Hill, and C. R. White-
house, “Gate leakage effects and breakdown voltage in metalorganic vapor phase
epitaxy AlGaN/GaN heterostructure field-effect transistors,” Applied Physics Let-
ters, vol. 80, no. 17, pp. 3207–3209, 2002.
[139] K. Thayne, I and. Elgaid and G. Ternet, “Devices and fabrication technology,” in
RFIC and MMIC Design and Technology (I. D. Robertson and S. Lucyszyn, eds.),
pp. 31–81, IEE, London, 2001.
[140] R. Thomas, P. Ehrhart, M. Roeckerath, S. van Elshocht, E. Rije, M. Luysberg,
M. Boese, J. Schubert, M. Caymax, and R. Waser, “Liquid injection MOCVD
of dysprosium scandate films,” Journal of The Electrochemical Society, vol. 154,
pp. G147–G154, 2007.
[141] R. Thompson, T. Prunty, V. Kaper, and J. Shealy, “Performance of the AlGaN
HEMT structure with a gate extension,” IEEE Transactions on Electron Devices,
vol. 51, no. 2, pp. 292–295, 2004.
[142] R. Vetury, N. Zhang, S. Keller, and U. Mishra, “The impact of surface states on the
dc and rf characteristics of AlGaN/GaN HFETs,” IEEE Transactions on Electron
Devices, vol. 48, no. 3, pp. 560–566, 2001.
[143] M. Wagner, T. Heeg, J. Schubert, S. Lenk, S. Mantl, C. Zhao, M. Caymax,
and S. De Gendt, “Gadolinium scandate thin films as an alternative gate dielec-
tric prepared by electron beam evaporation,” Applied Physics Letters, vol. 88,
pp. 1729011–1729013, 2006.
[144] M. Wagner, T. Heeg, J. Schubert, C. Zhao, O. Richard, M. Caymax, V. Afana-
sev, and S. Mantl, “Preparation and characterization of rare earth scandates as
alternative gate oxide materials,” Solid-State Electronics, vol. 50, pp. 58–62, 2006.
172 BIBLIOGRAPHY
[145] R. M. Wallace, “Challenges for the characterization and integration of high-k di-
electrics,” Applied Surface Science, vol. 231-232, pp. 543–551, 2004.
[146] M. Wolter, P. Javorka, M. Marso, A. Fox, R. Carius, A. Alam, M. Heuken, P. Ko-
rdosˇ, and H. Luth, “Photoionization spectroscopy of traps in doped and undoped
AlGaN/GaN hemts,” Physica Status Solidi C, no. 1, pp. 82–85, 2002.
[147] M. J. Wolter, Fabrication and Characterization of GaN/AlGaN HFET on sap-
phire and silicon substrates. PhD thesis, Fakulta¨t fu¨r Mathematik, Informatik und
Naturwissenschaften der Rheinisch-Westfa¨lischen Technischen Hochschule Aachen,
2004.
[148] Y.-F. Wu, A. Saxler, T. Wisleder, M. Moore, R. Smith, S. Sheppard, P. Chavarkar,
and P. Parikh, “Linearity performance of GaN HEMTs with field plates,” in Device
Research Conference, pp. 35– 36, 2004.
[149] Y.-F. Wu, R. York, S. Keller, B. Keller, and U. Mishra, “3 − 9GHz GaN-based
microwave power amplifiers with L-C-R broad-band matching,” IEEE Microwave
and Guided Wave Letters, vol. 9, no. 8, pp. 314–316, 1999.
[150] S. Xie, V. Paidi, R. Coffie, S. Keller, S. Heikman, B. Moran, A. Chini, S. DenBaars,
U. Mishra, S. Long, and M. Rodwell, “High-linearity class B power amplifiers
in GaN HEMT technology,” IEEE Microwave and Wireless Components Letters,
vol. 13, no. 7, pp. 284–286, 2003.
[151] H. Xu, S. Gao, S. Heikman, S. Long, U. Mishra, and R. York, “A high-efficiency
class-E GaN HEMT power amplifier at 1.9GHz,” IEEE Microwave and Wireless
Components Letters, vol. 16, no. 1, pp. 22–24, 2006.
[152] H. Xu, C. Sanabria, A. Chini, S. Keller, U. Mishra, and R. York, “A C-band high-
dynamic range GaN HEMT low-noise amplifier,” IEEE Microwave and Wireless
Components Letters, vol. 14, no. 6, pp. 262–264, 2004.
[153] Y. Yamashita, A. Endoh, K. Ikeda, K. Hikosaka, T. Mimura, M. Higashiwaki,
T. Matsui, and S. Hiyamizu, “Effect of thermal annealing on 120 nm -T-shaped-
Ti/Pt/Au-gate AlGaN/GaN high electron mobility transistors,” Journal of Vac-
uum Science and Technology B, vol. 23, no. 3, pp. 895–899, 2005.
[154] “HP 8510xf network analyzer system,” tech. rep., HP.
[155] J. Berna´t, D. Gregusˇova´, G. Heidelberger, A. Fox, M. Marso, H. Lu¨th, and
P. Kordosˇ, “SiO2/AlGaN/GaN MOSHFET with 0.7µm gate-length and fmax/ft
of 40/24GHz,” Electronics Letters, vol. 41, no. 11, pp. 667–668, 2005.
[156] D. Gregusˇova´, R. Stoklas, K. Cˇicˇo, G. Heidelberger, M. Marso, J. Nova´k, and
P. Kordosˇ, “Characterization of AlGaN/GaN MOSHFETs with Al2O3 as gate ox-
ide,” Phys. Stat. Sol. (c), vol. 4, no. 7, pp. 2720–2723, 2007.
BIBLIOGRAPHY 173
[157] M. Marso, A. Fox, G. Heidelberger, P. Kordosˇ, and H. Lu¨th, “Comparison of
AlGaN/GaN MSM varactor diodes based on HFET and MOSHFET layer struc-
tures,” IEEE Electron Device Letters, vol. 27, pp. 945–947, 2006.
[158] M. Marso, G. Heidelberger, K. M. Indlekofer, J. Berna´t, A. Fox, P. Kordosˇ, and
H. Lu¨th, “Origin of improved rf performance of AlGaN/GaN MOSHFETs com-
pared to HFETs,” IEEE Transactions on Electron Devices, vol. 53, no. 7, pp. 1517–
1522, 2006.
174 BIBLIOGRAPHY
List of Figures
1 Taxonomy of GaN-based heterostructure devices. . . . . . . . . . . . . . 4
1.1 GaN-based HFET today. . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
3.1 Conditions for a 2DEG to form. . . . . . . . . . . . . . . . . . . . . . . . 18
3.2 Energy bands and charge distribution of a GaN/AlGaN/GaN stack. . . . 20
3.3 Carrier velocity and low-field mobility. . . . . . . . . . . . . . . . . . . . 21
4.1 Dependence of permittivity of DyxScyOz on material composition. . . . . 24
4.2 Survey of gate dielectrics. . . . . . . . . . . . . . . . . . . . . . . . . . . 25
4.3 Types of energy band linups. . . . . . . . . . . . . . . . . . . . . . . . . . 26
4.4 Band offsets between various oxides on GaN and AlGaN. . . . . . . . . . 27
5.1 Typical Cgs-Vgs- and ns-Vgs-curve of a HFET. . . . . . . . . . . . . . . . . 30
5.2 Model of capacitances for devices in on- and off-state. . . . . . . . . . . . 31
5.3 Dependence of the CMISHFETgs /C
HFET
gs -ratio from 
insul
r and d
insul. . . . . . . 32
5.4 Band Diagram to illustrate differences in Vth for HFETs and MISHFETs. 33
5.5 Gate current, breakdown characteristic, and surface state distribution. . . 34
5.6 Current mechanisms related to a Schottky barrier. . . . . . . . . . . . . . 34
5.7 Gate current contributions for the HFET and the MISHFET. . . . . . . 35
5.8 Impact of Rd and Rs on Id, Vds,sat, and gm. . . . . . . . . . . . . . . . . . 39
5.9 Impact of Cgs and Vth on Id, Vds,sat, and gm. . . . . . . . . . . . . . . . . 40
5.10 Surface state related effects. . . . . . . . . . . . . . . . . . . . . . . . . . 41
5.11 Small signal equivalent circuit of the HFET and MISHFET. . . . . . . . 42
5.12 Amplifier classes and definition of Pout at 1 dB compression. . . . . . . . 46
5.13 Linearity. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48
5.14 Impact of a dielectric layer on the gain. . . . . . . . . . . . . . . . . . . . 50
6.1 Conventional and SiO2-passivated HFET, and SiO2-MISHFET. . . . . . 56
176 LIST OF FIGURES
6.2 Input characteristic of SiO2-passivated and -insulated devices. . . . . . . 57
6.3 Output characteristic of SiO2-passivated and -insulated transistors. . . . 59
6.4 Transcond. and gd of SiO2-passivated and -insulated transistors. . . . . . 60
6.5 Breakdown voltage of SiO2-passivated and -insulated transistors. . . . . . 61
6.6 Small and large signal charact. of SiO2-pass. and -insul. transistors. . . . 61
6.7 Input characteristic of MISHFETs with varying SiO2 thickness. . . . . . 64
6.8 Output characteristic of MISHFETs with varying SiO2 thickness. . . . . 65
6.9 Transconductance and gd of MISHFETs with varying SiO2 thickness. . . 66
6.10 RF performance of MISHFETs with varying SiO2 thickness. . . . . . . . 67
6.11 RF power performance of MISHFETs with varying SiO2 thickness. . . . . 68
7.1 Electron-beam evaporation setup. . . . . . . . . . . . . . . . . . . . . . . 78
7.2 Insulation and dielectric properties of annealed GdScO3 films. . . . . . . 79
7.3 Insulation and dielectric properties of O2-annealed GdScO3 films. . . . . 82
8.1 Profile, top-view and SEM-picture of a heterostructure diode. . . . . . . 86
8.2 Input characteristic of GdScO3 MISHFETs (Al3O4 substrate). . . . . . . 87
8.3 Current reduction versus GdScO3 thickness. . . . . . . . . . . . . . . . . 88
8.4 Threshold voltage shift of GdScO3 device after positive bias stress. . . . . 89
8.5 Threshold voltage shift of GdScO3 device after UV illumination. . . . . . 90
8.6 Method to investigate trapping effects in GdScO3 devices. . . . . . . . . 91
8.7 Location and density of traps in GdScO3 MISHDiodes. . . . . . . . . . . 92
8.8 Influence of bias stress on trapping in GdScO3 MISHDiodes. . . . . . . . 93
8.9 Influence of bias stress on trapping in GdScO3 MISHDiodes (magnified). 93
8.10 Gate current as a function of gate source and drain source voltage. . . . . 94
8.11 Results of Impedance Spectroscopy of GdScO3 MISHDiodes (part 1 of 3). 96
8.12 Results of Impedance Spectroscopy of GdScO3 MISHDiodes (part 2 of 3). 97
8.13 Results of Impedance Spectroscopy of GdScO3 MISHDiodes (part 3 of 3). 98
8.14 Impact of piezoacoustic scattering on mobility. . . . . . . . . . . . . . . . 99
9.1 Profile, top-view and SEM-picture of a MISHFET. . . . . . . . . . . . . 102
9.2 CV characteristic of GdScO3 MISHDiodes (SiC substrate). . . . . . . . . 103
9.3 IV characteristic of GdScO3 MISHDiodes (SiC substrate). . . . . . . . . 104
9.4 Output characteristic of GdScO3 MISHFETs (SiC substrate). . . . . . . 105
9.5 Transconductance and gd of GdScO3 MISHFETs (SiC substrate). . . . . 106
LIST OF FIGURES 177
9.6 Pulsed IV measurement of GdScO3 MISHFETs (SiC substrate). . . . . . 106
9.7 Breakdown voltage of GdScO3 MISHFETs (SiC substrate). . . . . . . . . 107
9.8 RF performance of GdScO3 MISHFETs (Vgs = −4V, SiC substrate). . . 108
9.9 RF power performance of MISHFETs (SiC substrate). . . . . . . . . . . 110
10.1 Input characteristic of HfO2 MISHDiodes. . . . . . . . . . . . . . . . . . 114
10.2 Output Characteristic and gm of HfO2 MISHFETs. . . . . . . . . . . . . 115
11.1 Comparison of Cp/C
HFET
p , and ∆Irev. . . . . . . . . . . . . . . . . . . . . 117
11.2 Comparison of ∆ns and ∆fT. . . . . . . . . . . . . . . . . . . . . . . . . 119
11.3 Comparison of Pout. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 119
A.1 Optimization of PECVD for thin SiO2 films on (10mm)
2 samples. . . . . 128
A.2 SiO2 deposition rates of optimized PECVD on (10mm)
2 samples. . . . . 129
A.3 Means to deposit GdScO3. . . . . . . . . . . . . . . . . . . . . . . . . . . 130
A.4 Deviation of electron-beam due to charging effects. . . . . . . . . . . . . 131
A.5 Cracking of PMMA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 132
A.6 AFM scan of ohmic contact surface after annealing at 900 ◦C. . . . . . . 135
A.7 Schematic overview of the MISHFET process. . . . . . . . . . . . . . . . 136
B.1 Top-view and cross-section of a heterojunction diode. . . . . . . . . . . . 139
B.2 Setup to characterize the transistor output. . . . . . . . . . . . . . . . . . 140
B.3 Setup of pulsed current-voltage measurement. . . . . . . . . . . . . . . . 143
B.4 gate source bias pulse sequence and various drain current pulses. . . . . . 144
B.5 Principle and setup of the impedance measurement. . . . . . . . . . . . . 145
B.6 Interpretation of impedance in the context of CV measurements. . . . . . 146
B.7 Typical result of a CV measurement of a HDiode. . . . . . . . . . . . . . 147
B.8 Transmission line model (TLM) of a HFET or a MISHFET. . . . . . . . 148
B.9 Dependence of the impedance on C, R, and G assuming the TLM. . . . . 152
B.10 Fit of theoretical impedance function to measured data. . . . . . . . . . . 153
B.11 Setup of the S-parameter measurement system. . . . . . . . . . . . . . . 155
B.12 Setup of the Load-Pull measurement system. . . . . . . . . . . . . . . . . 157
178 LIST OF FIGURES
List of Tables
3.1 2DEG properties for various heterojunctions. . . . . . . . . . . . . . . . . 21
6.1 Working points for extraction of fT and fmax of Lg = 700 nm devices. . . 67
6.2 Impact of SiO2- and Si3N4-passivation on ns, µ, and Rs. . . . . . . . . . . 70
7.1 Parameters to fabricate GdScO3 HDiodes on Al2O3. . . . . . . . . . . . . 79
7.2 Results of CV measurements of annealed GdScO3 MISHDiodes. . . . . . 80
7.3 Parameters to fabricate GdScO3 HDiodes on SiC. . . . . . . . . . . . . . 81
7.4 Results of CV measurements of annealed GdScO3 MISHDiodes. . . . . . 82
9.1 GdScO3 thickness and doping levels of MISHFETs on SiC. . . . . . . . . 102
9.2 Results of CV measurements of GdScO3 MISHDiodes. . . . . . . . . . . . 103
9.3 Results of S-parameter measurements of GdScO3 MISHDiodes. . . . . . . 108
A.1 Parameter of experiment to circumvent PMMA cracking. . . . . . . . . . 133
B.1 Measures to be derived from S-parameter measurements. . . . . . . . . . 156
180 LIST OF TABLES
Abbreviations
AC alternating current
AFM atomic force microscopy
BC− DLTS backgating current deep level transient spectroscopy
CMOS complementary metal-oxide-semiconductor
CV capacitance-voltage
CVD chemical vapor deposition
DC direct current
DLTS deep level transient spectroscopy
DuT device under test
EBE electron-beam evaporation
EOT equivalent oxide thickness
EP electronic polarization
FE field emission
FET field-effect transistor
FPIV four-point current-voltage
FZJ Forschungszentrum Ju¨lich GmbH
GPIB general purpose interface bus
GU unilateral gain
HBT hetero-bipolar transistor
HCl hydrochloric acid
HEMT high electron mobility transistor
HDiode heterojunction diode
HFET heterojunction field-effect transistor
IBE ion beam etching
IBN Institut fu¨r Bio- und Nanosysteme
IF intermediate frequency
IS impedance spectroscopy
ITRS international technology roadmap for semiconductors
IV current-voltage
LED light emitting diode
LO local oscillator
LP−MOCVD low-pressure metal organic chemical vapor deposition
MESFET metal-semiconductor field-effect transistor
MIS metal-insulator-semiconductor
MISHDiode metal-insulator-semiconductor heterojunction diode
182 ABBREVIATIONS
MISHFET metal-insulator-semiconductor heterojunction field-effect transistor
MOS metal-oxide-semiconductor
MOSFET metal-oxide-semiconductor field-effect transistor
MOVPE metal-organic vapor phase epitaxy
PC personal computer
PECVD plasma-enhanced chemical vapor deposition
PLD pulsed-laser deposition
PMMA polymethylmethacrylat
PR photo resist
RF radio frequency
RTP rapid thermal annealing
SCP standard cleaning procedure
SEM scanning electron microscope
SLP standard lithography process
SMU sense-monitor unit
SRR side resist removal
TE thermionic emission
2DEG two-dimensional electron gas
TLM transmission line model
UMTS universal mobile telecommunications system
UV ultra violet
Symbols
physical symbols:
η basic efficiency
ηPAE power added efficiency
ηPAEmax maximum power added efficiency
µ mobility
µ0 low-field mobility
ν carrier velocity
νmax maximum carrier velocity
νsat saturation carrier velocity
χ electron affinity
χAlGaN electron affinity of AlGaN
χGaN electron affinity of GaN
A area
B susceptance
C capacitance
C
′
capacitance per width
Cgd gate-drain capacitance
C insulgd gate-drain capacitance of insulator
CHFETgd gate-drain capacitance of HFET
CMISHFETgd gate-drain capacitance of MISHFET
Cgs gate-source capacitance
CHFETgs gate-source capacitance of HFET
CMISHFETgs gate-source capacitance of MISHFET
Csemic gate-source capacitance of semiconductor
C insul gate-source capacitance of insulator
Cp gate-source capacitance in the context of diode CV measurements
Cpad parasitic capacitance of pads
D electric displacement
dAlGaN thickness of AlGaN layer
dsemic thickness of semiconductor
dinsul thickness of insulating layer
dinsulPECVD nominal thickness of insulating layer for PECVD deposition
dinsulEBE nominal thickness of insulating layer for EBE deposition
dinsulCVD nominal thickness of insulating layer for CVD deposition
184 SYMBOLS
dinsulCV thickness of insulating layer extracted from CV measurements
dinsulImp.Spec. thickness of insulating layer extracted from impedance spectroscopy
dGdScO3 thickness of GdScO3 layer
dSiO2 thickness of SiO2 layer
d2DEG thickness of 2DEG
dig distance between heterointerface and 2DEG
I current
Irevmax maximum reverse current
I forwmax maximum forward current
EC energy level of lower conduction band edge
EAlGaNC energy level of lower conduction band edge of AlGaN
EGaNC energy level of lower conduction band edge of GaN
∆ECBO conduction band offset
∆EVBO valence band offset
EF fermi energy
Eg band gap
Einsulg band gap of insulator
Eoxideg band gap of oxide
Esemicg band gap of semiconductor
EV energy level of upper valence band
E electric field
0 dielectric constant of vacuum
r relative dielectric constant
AlGaNr relative dielectric constant of AlGaN
insulr relative dielectric constant of insulator
f frequency of oscillation
fT cut-off frequency
fmax maximum frequency of oscillation
G conductance
G
′
conductance per length
Gain gain
gd output conductance
gd,max maximum output conductance
gsatd,mean mean output conductance in saturation region
gm transconductance
gm,extr extrinsic transconductance
gm,max maximum transconductance
h21 current gain
Id drain current
Id,max maximum drain current
Id,sat saturation drain current
Ig gate current
j2DEG current density in 2DEG
L
′
inductance per length
Lg
SYMBOLS 185
MAG maximum available gain
MSG maximum stable gain
n carrier concentration
ns sheet carrier concentration
ns,max sheet carrier concentration at which mobility reaches maximum
P polarization
Pin input power
PRFin RF input power
PDC DC power
PRFout DC output power
Pout RF output power
pout output power density
R resistance
R
′
resistance per length
Rd drain resistance
Rds drain-source resistance
Rinput input resistance
Rg gate resistance
Rgs gate-source resistance
Rs source resistance
S11, S12, S21, S22 scattering parameter
Tbake temperature of bake
∆tbake duration of bake
∆tetch duration of etch
Vbreak breakthrough voltage
V offbreak off-state breakthrough voltage
Vds drain-source voltage
Vgs gate-source voltage
Vknee knee voltage, i.e. voltage at which Id reaches maximum
Vstress stress voltage
Vth threshold voltage
V IVth threshold voltage determined by IV measurement
V CVth threshold voltage determined by CV measurement
Wg gate width
Z complex impedance
ZL characteristic impedance
chemical symbols:
Ac acetone
Al aluminum
AlGaAs aluminum gallium arsenide
AlGaN aluminum gallium nitride
AlN aluminum nitride
Al3O4 aluminum oxide
Al2O3 sapphire
186 SYMBOLS
Ar argon
Au gold
Cr chrome
DyScO3 dysprosium scandate
Dy2O3 dysprosium oxide
Fe iron
Ga gallium
GaAs gallium arsenide
GaN gallium nitride
Ga2O3 gallium oxide
Gd2O3 gadolinium oxide
GdScO3 gadolinium scandate
HF hydrofluoric acid
HfO2 hafnium oxide
H2 helium
H2O2 hydrogen peroxide
H2O water
InP indium phosphite
KrF krypton fluoride
MgO magnesium oxide
N nitrogen
Ni nickel
NH3 ammonia
NH4OH ammonium hydroxide
ScO3 scandium oxide
Si silicon
SiC silicon carbide
Si3N4 silicon nitride
SiO2 silicon oxide
Ti titanium
TiN titanium nitride
(CH3)3Al trimethylaluminum
(CH3)3Ga trimethylgallium
ZrO2 zirconium oxide
List of Publications
[1] J. Berna´t, D. Gregusˇova´, G. Heidelberger, A. Fox, M. Marso, H. Lu¨th, and
P. Kordosˇ, “SiO2/AlGaN/GaN MOSHFET with 0.7µm gate-length and fmax/ft
of 40/24GHz,” Electronics Letters, vol. 41, no. 11, pp. 667–668, 2005.
[2] J. Berna´t, G. Heidelberger, M. Marso, H. Lu¨th, and P. Kordosˇ, “Influence of
gate processing and SiN passivation on the gate leakage and current collapse of
AlGaN/GaN HFETs,” in Workshop on Compound Semiconductor Devices and
Integrated Circuits (WOCSDICE), pp. 129–130, 15-18 May 2005.
[3] Y. S. Cho, H. Hardtdegen, N. Kaluza, R. Steins, G. Heidelberger, and H. Lu¨th,
“The growth mechanism of GaN with different H2/N2 carrier gas ratios,” Journal
of Crystal Growth, vol. 307/1, pp. 6–13, 2007.
[4] Y. S. Cho, H. Hardtdegen, N. Kaluza, P. Veit, G. Heidelberger, N. Thillosen,
R. Steins, H. Lu¨th, and J. Christen, “Systematic study on the growth mecha-
nism of GaN/sapphire epilayers grown with different H2 and N2 carrier gas.” 13
th
International Conference on Metal Organic Vapor Phase Epitaxy, Japan, 2006.
[5] A. Fox, M. Marso, G. Heidelberger, and P. Kordosˇ, “Rf characterization and mod-
elling of AlGaN/GaN based HFETs and MOSHFETs,” in 6th International Con-
ference on Advanced Semiconductor Devices & Microsystems (ASDAM), Slovakia,
16-18 Oct. 2006.
[6] D. Gregusˇova´, R. Stoklas, K. Cˇicˇo, G. Heidelberger, M. Marso, J. Nova´k, and
P. Kordosˇ, “Characterization of AlGaN/GaN MOSHFETs with Al2O3 as gate ox-
ide,” Phys. Stat. Sol. (c), vol. 4, no. 7, pp. 2720–2723, 2007.
[7] H. Hardtdegen, R. Steins, N. Kaluza, Y. S. Cho, M. von der Ahe, G. Heidelberger,
and M. Marso, “New approaches for growth control of GaN based HEMT struc-
tures,” Journal of Applied Physics (a), vol. 87, pp. 491–498, 2007.
[8] G. Heidelberger, J. Berna´t, A. Fox, M. Marso, H. Lu¨th, D. Gregusˇova´, and P. Ko-
rdosˇ, “Comparative study on unpassivated and passivated AlGaN/GaN HFETs
and MOSHFETs,” Phys. Stat. Sol. (a), vol. 203, no. 7, pp. 1876–1881, 2006.
[9] G. Heidelberger, J. Berna´t, D. Gregusˇova´, A. Fox, M. Marso, H. Lu¨th, and P. Ko-
rdosˇ, “Investigation of SiO2-MOSHFET performance relative to conventional and
SiO2-passivated HFETs,” in 14
th International Workshop on Heterostructure Tech-
nology (HETECH), Slovakia, 2-5 Oct. 2005.
188 LIST OF PUBLICATIONS
[10] G. Heidelberger, M. Marso, J. Berna´t, A. Fox, H. Lu¨th, and P. Kordosˇ,
“AlGaN/GaN-based SiO2-MOSHFET versus SiO2-passivated and conventional
HFETs,” in IEEE EDS Workshop on Advanced Electron Devices, Duisburg, 13-
14 June 2006.
[11] G. Heidelberger, M. Marso, A. Fox, H. Lu¨th, and P. Kordosˇ, “On the advan-
tages of AlGaN/GaN-based SiO2-MOSHFET over SiO2-passivated and conven-
tional HFETs,” in Nanoelectronics days, Aachen, 11-13 Oct. 2006.
[12] G. Heidelberger, M. Roeckerath, A. Fox, M. Willemann, R. Steins, H. Hardtde-
gen, M. Marso, and H. Lu¨th, “Utilizing high-k GdScO3 for AlGaN/GaN-based
MOSHFETs,” in International Conference on Nitride Semiconductors, Las Vegas,
16-21 Sept. 2007.
[13] G. Heidelberger, M. Wagner, R. Steins, M. Stefaniak, A. Fox, J. Schubert,
H. Hardtdegen, M. Marso, H. Lu¨th, and P. Kordosˇ, “Technology related issues
regarding fabrication of AlGaN/GaN-based MOSHFETs with GdScO3 as dielec-
tric,” in 6th International Conference on Advanced Semiconductor Devices & Mi-
crosystems (ASDAM), Slovakia, 16-18 Oct. 2006.
[14] P. Kordosˇ, G. Heidelberger, J. Berna´t, A. Fox, M. Marso, and H. Lu¨th, “High-
power SiO2/AlGaN/GaN metal-oxide-semiconductor heterostructure field-effect
transistors,” Applied Physics Letters, vol. 87, no. 14, pp. 143501–1–3, 2005.
[15] M. Marso, A. Fox, G. Heidelberger, J. Berna´t, and H. Lu¨th, “An AlGaN/GaN
two-color photodetector based on an AlGaN/GaN/SiC HEMT layer structure,”
Phys. Stat. Sol. (c), vol. 3, no. 6, pp. 2261–2264, 2006.
[16] M. Marso, A. Fox, G. Heidelberger, P. Kordosˇ, and H. Lu¨th, “Comparison of
AlGaN/GaN MSM varactor diodes based on HFET and MOSHFET layer struc-
tures,” in 6th International Conference on Advanced Semiconductor Devices & Mi-
crosystems (ASDAM), Slovakia, pp. 229–232, 16-18 Oct. 2006.
[17] M. Marso, A. Fox, G. Heidelberger, P. Kordosˇ, and H. Lu¨th, “Comparison of
AlGaN/GaN MSM varactor diodes based on HFET and MOSHFET layer struc-
tures,” IEEE Electron Device Letters, vol. 27, pp. 945–947, 2006.
[18] M. Marso, G. Heidelberger, J. Berna´t, D. Gregusˇova´, A. Fox, H. Lu¨th, and P. Ko-
rdosˇ, “Investigation of AlGaN/GaN-MOSHFET performance relative to conven-
tional and SiO2-passivated HFETs,” Center of Nanoelectronic Systems for Infor-
mation Technology, Jahresbericht 2005, pp. 59–60, 2006.
[19] M. Marso, G. Heidelberger, K. M. Indlekofer, J. Berna´t, A. Fox, P. Kordosˇ, and
H. Lu¨th, “Origin of improved rf performance of AlGaN/GaN MOSHFETs com-
pared to HFETs,” IEEE Transactions on Electron Devices, vol. 53, no. 7, pp. 1517–
1522, 2006.
Acknowledgements
Prof. H. Lu¨th I would like to thank for giving me the opportunity to work at the IBN
and for offering me his kind mentorship for this work. Sincere thanks I like to express to
Prof. P. Kordosˇ for being a great motivator, especially at the very beginning of my work
he accelerated the progress of this work significantly. I am indebted to Prof. A. Vescan for
his cooperativeness to be my coreferential. And I am grateful to Prof. D. Gru¨tzmacher
for providing the facilities for the work after he had taken over the leadership of the
institute.
Many thanks I would like to express to the members of the III-nitride devices group, lead
by Prof. M. Marso, which I was affiliated for three years. In particular, I would like to
thank Prof. M. Marso for his assistance and the many helpful comments. Dr. J. Berna´t
I like to thank for teaching me the basics of GaN technology and for being a great
roommate for quite some time. I also wish to thank A. Fox for being an indispensable
partner in characterizing the devices (and for convincing me that flying is the best
transportation means...). T. Richter I want to thank for helping me out with my everyday
matters and for the pleasant talks we have had so far. I also want to thank M. Willemann
for bridging a tough time with lots of machine breakdowns discussing many aspects of
the German-American relationship.
I want to thank all the persons who provided me with high-κ material essential for
this work. In particular, I want to thank Dr. M. Roeckerath not only for deposition
of GdScO3 but also for his valuable ideas and the many interesting talks we have had.
I also owe a lot to Dr. T. Heeg, who provided DyScO3 for my studies. And I like to
thank Dr. R. Thomas for enabling studies with HfO2 films. At this point I take the
opportunity to thank M. Mu¨ller for helping me out with “his” IBE machine to etch a
few but important samples.
For great collaboration I would like to express my sincere thanks to the MOVPE group
lead by Dr. H. Hardtdegen. Particularly, I thank Dr. H. Hardtdegen for her expertise
whenever I had questions concerning MOVPE and chemistry in general. I want to thank
Dr. R. Steins, he was the one who pointed to the opportunity to do my doctoral degree
at the IBN, thus I owe him a lot. I like to express my thanks to Dr. Y. S. Cho for
the fruitful collaboration. I wish the best to Dr. N. Kaluza, it was always a pleasure to
collaborate and to share ideas with her.
I wish to thank the cleanroom staff lead by A. Steffen for the excellent cooperation
and valuable advice. In particular, S. Bunte is thanked for performing outstanding
wafer cutting and the deposition of excellent SiO2 layers. A very special thank you to
190 ACKNOWLEDGEMENTS
H. Wingens for the many metallizations performed in no time and with greatest care.
Also I thank F. Ringelmann for always being welcome to ask questions. Thank you very
much J. Mu¨ller for introducing me to many machines and for helping me with various
problems in the cleanroom.
I also wish to acknowledge the work of the electron-beam group lead by Dr. A. van
der Hart. Particularly, I would like to express my gratitude to Dr. A. van der Hart, who
did me the favor to perform quite a few electron-beam lithographies. Also, I would like
to express my sincere thanks to Dr. S. Trellenkamp, giving me valuable advice in matters
of electron-beam lithography. I want to thank M. Nonn for her advice and the perfect
lithography masks, and H.-P. Bochem I want to thank for his time and knowledge to do
SEM analysis.
Also I want to thank the entire administrative team lead by J. Mu¨ller, in particular I
want to express my gratitude to Mr. Ix for his advice in administrative matters and for
the pleasant talks we have had.
Last but surely not least, I would like to take the opportunity to thank my family to
support me and this work whenever possible.
Curriculum Vitae
PERSONAL INFORMATION
Name Gero Heidelberger
Date and place of birth 31st of January 1974, Bremen
Marital status married, two daughters
EDUCATION
October 2008 Doctorate at the Faculty of Electrical Engineering and
Information Technology, RWTH Aachen, Prof. Lu¨th
1998 - 2004 Study of Business Administration, RWTH Aachen,
focussed on Electronic Commerce and Operations Research,
graduated as Dipl.-Kfm.
1996 - 2004 Study of Philosophy, Psychology, and Macroeconomics,
RWTH Aachen,
intermediate examination completed.
1995 - 2001 Study of Electrical Engineering and Information Technology,
RWTH Aachen,
focussed on Communications Engineering,
external diploma thesis written at the ISI, ETH Zurich,
graduated as Dipl.-Ing.
1991 - 1994 Secondary school (part II), Bremen
1990 - 1991 Highschool, Red Lake Falls, Minnesota, USA
1980 - 1990 Primary and secondary school (part I), Bremen
WORK EXPERIENCE
2007 - today Affiliated to business and engineering consultancy with projects in
transport & logistics,
heating-appliance industry, and
automotive industry.
2004 - 2007 Scientific assistant at the IBN, Research Center Ju¨lich
2001 - 2004 Affiliated to business and engineering consultancy with projects in
telecommunications and
aircraft industry.
